

GigaDevice Semiconductor Inc.

GD32G553xx

Arm[®] Cortex[®]-M33 32-bit MCU

Datasheet

Revision 1.4

(May. 2025)

Table of Contents

Table of Contents	2
List of Figures	6
List of Tables	8
1. General description	11
2. Device overview	12
2.1. Device information	12
2.2. Block diagram	15
2.3. Pinouts and pin assignment.....	16
2.4. Memory map.....	20
2.5. Clock tree.....	25
2.6. Pin definitions	26
2.6.1. GD32G553QxTx LQFP128 pin definitions	26
2.6.2. GD32G553VxTx LQFP100 pin definitions.....	38
2.6.3. GD32G553MxY7TR WLCSP81 pin definitions.....	48
2.6.4. GD32G553MxTx LQFP80 pin definitions	57
2.6.5. GD32G553RxTx LQFP64 pin definitions	66
2.6.6. GD32G553CxTx LQFP48 pin definitions	73
2.6.7. GD32G553CxUx QFN48 pin definitions	79
2.6.8. GD32G553xx pin alternate functions.....	85
3. Functional description	93
3.1. Arm® Cortex®-M33 core.....	93
3.2. On-chip memory.....	93
3.3. Clock, reset and supply management	94
3.4. Boot modes	95
3.5. Power saving modes.....	95
3.6. Trigger selection controller (TRIGSEL)	96
3.7. General-purpose and alternate-function I/Os (GPIO and AFIO).....	96
3.8. Direct memory access controller (DMA).....	96
3.9. DMA request multiplexer (DMAMUX).....	97
3.10. CRC calculation unit (CRC)	97
3.11. Configurable logic array (CLA).....	97

3.12.	True random number generator (TRNG).....	98
3.13.	Cryptographic Acceleration Unit (CAU).....	98
3.14.	Trigonometric Math Unit (TMU).....	99
3.15.	Fast Fourier Transform (FFT)	99
3.16.	Analog to digital converter (ADC)	99
3.17.	Digital to analog converter (DAC)	100
3.18.	Comparator (CMP).....	100
3.19.	VREF	101
3.20.	Real time clock (RTC) and backup registers	101
3.21.	Timers and PWM generation	102
3.22.	High-Resolution Timer (HRTIMER)	103
3.23.	Low power timer (LPTIMER).....	103
3.24.	Infrared interface (IFRP)	104
3.25.	Universal synchronous/asynchronous receiver transmitter (USART/UART) ..	104
3.26.	Inter-integrated circuit (I2C)	105
3.27.	Controller area network (CAN)	105
3.28.	Serial peripheral interface (SPI)	106
3.29.	Quad-SPI interface (QSPI)	106
3.30.	External memory controller (EXMC)	106
3.31.	High-Performance Digital Filter (HPDF).....	107
3.32.	Filter arithmetic accelerator (FAC).....	107
3.33.	Debug mode	108
3.34.	Package and operation temperature.....	108
4.	Electrical characteristics.....	109
4.1.	Parameter introduction.....	109
4.2.	Absolute maximum ratings	109
4.3.	Operating conditions characteristics	110
4.4.	Power supply requirement characteristics.....	112
4.5.	Power consumption	113
4.6.	EMC characteristics	119
4.7.	Power supply supervisor characteristics	120
4.8.	Voltage reference buffer characteristics	122

4.9.	External clock characteristics	123
4.10.	Internal clock characteristics	126
4.11.	PLL characteristics	127
4.12.	Memory characteristics	128
4.13.	NRST pin characteristics	128
4.14.	GPIO current injection characteristics	129
4.15.	GPIO characteristics	130
4.16.	High-precision temperature sensor characteristics	133
4.17.	Temperature sensor characteristics	133
4.18.	ADC characteristics	134
4.19.	Temperature and V _{BAT} monitoring	138
4.20.	DAC characteristics	138
4.21.	CAN characteristics	142
4.22.	Comparators characteristics	142
4.23.	Trigonometric Math Unit (TMU) characteristics	143
4.24.	I2C characteristics	143
4.25.	SPI characteristics	144
4.26.	USART characteristics	146
4.27.	EXMC characteristics	147
4.28.	QSPI characteristics	150
4.29.	CPDM characteristics	152
4.30.	HPDF characteristics	153
4.31.	High-resolution Timer (HRTIMER) characteristics	154
4.32.	TIMER characteristics	157
4.33.	WDGT characteristics	158
4.34.	JTAG Timing	158
4.35.	SWD Timing	159
5.	Package information	161
5.1.	LQFP128 package outline dimensions	161
5.2.	LQFP100 package outline dimensions	163
5.3.	WLCSP81 package outline dimensions	165
5.4.	LQFP80 package outline dimensions	167

5.5.	LQFP64 package outline dimensions	169
5.6.	LQFP48 package outline dimensions	171
5.7.	QFN48 package outline dimensions	173
5.8.	Thermal characteristics	175
6.	Ordering information	177
7.	Revision history	178

List of Figures

Figure 2-1. GD32G553xx block diagram.....	15
Figure 2-2. GD32G553QxTx LQFP128 pinouts	16
Figure 2-3. GD32G553VxTx LQFP100 pinouts.....	17
Figure 2-4. GD32G553MxY7TR WLCSP81 pinouts.....	17
Figure 2-5. GD32G553MxTx LQFP80 pinouts	18
Figure 2-6. GD32G553RxTx LQFP64 pinouts.....	18
Figure 2-7. GD32G553CxTx LQFP48 pinouts.....	19
Figure 2-8. GD32G553CxUx QFN48 pinouts	19
Figure 2-9. GD32G553xx clock tree	25
Figure 4-1. Recommended power supply decoupling capacitors ⁽¹⁾⁽²⁾	112
Figure 4-2. Power consumption measurement diagram	114
Figure 4-3. Internal structure diagram of OSCIN and OSCOUT pin	123
Figure 4-4. High-speed external clock source AC timing diagram.....	124
Figure 4-5. Low-speed external clock source AC timing diagram.....	125
Figure 4-6. Recommended external OSCIN and OSCOUT pins circuit for crystal	126
Figure 4-7. Recommended external NRST pin circuit ⁽¹⁾	129
Figure 4-8. Differential linearity error	137
Figure 4-9. Integral linearity error	137
Figure 4-10. 12-bit buffered /non-buffered DAC	140
Figure 4-11. I2C bus timing diagram.....	144
Figure 4-12. SPI timing diagram - master mode	145
Figure 4-13. SPI timing diagram - slave mode(CKPH=0).....	145
Figure 4-14. SPI timing diagram - slave mode(CKPH=1).....	146
Figure 4-15. QSPI timing diagram - SDR mode	152
Figure 4-16. QSPI timing diagram - DDR mode	152
Figure 4-17. JTAG timing diagram	159
Figure 4-18. SWD timing diagram	160
Figure 5-1. LQFP128 package outline	161
Figure 5-2. LQFP128 recommended footprint	162
Figure 5-3. LQFP100 package outline	163
Figure 5-4. LQFP100 recommended footprint	164
Figure 5-5. WLCSP81 package outline	165
Figure 5-6. WLCSP81 recommended footprint.....	166
Figure 5-7. LQFP80 package outline	167
Figure 5-8. LQFP80 recommended footprint	168
Figure 5-9. LQFP64 package outline	169
Figure 5-10. LQFP64 recommended footprint	170
Figure 5-11. LQFP48 package outline	171
Figure 5-12. LQFP48 recommended footprint	172
Figure 5-13. QFN48 package outline	173
Figure 5-14. QFN48 recommended footprint	174

List of Tables

Table 2-1. GD32G553xx devices features and peripheral list	12
Table 2-2. GD32G553xx memory map	20
Table 2-3. GD32G553QxTx LQFP128 pin definitions	26
Table 2-4. GD32G553VxTx LQFP100 pin definitions	38
Table 2-5. GD32G553MxY7TR WLCSP81 pin definitions	48
Table 2-6. GD32G553MxTx LQFP80 pin definitions	57
Table 2-7. GD32G553RxTx LQFP64 pin definitions	66
Table 2-8. GD32G553CxTx LQFP48 pin definitions	73
Table 2-9. GD32G553CxUx QFN48 pin definitions	79
Table 2-10. Port A alternate functions summary	85
Table 2-11. Port B alternate functions summary	86
Table 2-12. Port C alternate functions summary	87
Table 2-13. Port D alternate functions summary	88
Table 2-14. Port E alternate functions summary	89
Table 2-15. Port F alternate functions summary	90
Table 2-16. Port G alternate functions summary	91
Table 4-1. Abbreviations	109
Table 4-2. Absolute maximum ratings ⁽¹⁾	109
Table 4-3. General operating conditions ⁽¹⁾⁽⁶⁾	110
Table 4-4. Power supply requirement characteristics ⁽¹⁾	112
Table 4-5. Start-up timings of Operating conditions ⁽¹⁾⁽²⁾⁽³⁾	112
Table 4-6. Wake-up time from power saving modes ⁽¹⁾⁽²⁾	113
Table 4-7. Power consumption in Run mode ⁽³⁾	115
Table 4-8. Power consumption in Run mode with different codes ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾	116
Table 4-9. Power consumption in Sleep mode ⁽³⁾⁽⁴⁾	116
Table 4-10. Power consumption in Deep-sleep mode ⁽²⁾	117
Table 4-11. Power consumption in Standby mode	117
Table 4-12. Power consumption in BKP_ONLY mode	118
Table 4-13. System level ESD and EFT characteristics ⁽¹⁾	119
Table 4-14. EMI characteristics ⁽¹⁾	119
Table 4-15. Component level ESD and latch-up characteristics ⁽¹⁾	120
Table 4-16. Power supply supervisor characteristics ⁽¹⁾	120
Table 4-17. Voltage reference buffer characteristics ⁽¹⁾	122
Table 4-18. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics ⁽¹⁾	123
Table 4-19. High speed external clock characteristics (HXTAL in bypass mode) ⁽¹⁾	124
Table 4-20. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics ⁽¹⁾	124
Table 4-21. Low speed external user clock characteristics (LXTAL in bypass mode) ⁽¹⁾	125
Table 4-22. High speed internal clock (IRC8M) characteristics ⁽¹⁾	126
Table 4-23. Low speed internal clock (IRC32K) characteristics	127

Table 4-24. PLL characteristics ⁽¹⁾	127
Table 4-25. Flash memory characteristics ⁽¹⁾	128
Table 4-26. NRST pin characteristics ⁽¹⁾	128
Table 4-27. GPIO current injection susceptibility ⁽¹⁾	129
Table 4-28. I/O static characteristics	130
Table 4-29. Output voltage characteristics for all I/Os except PC13, PC14, PC15 ⁽³⁾	130
Table 4-30. I/O port AC characteristics ⁽¹⁾⁽²⁾⁽³⁾	132
Table 4-31. High-precision temperature sensor characteristics ⁽¹⁾	133
Table 4-32. High-precision temperature sensor calibration values	133
Table 4-33. Temperature sensor characteristics ⁽¹⁾	133
Table 4-34. Temperature sensor calibration values	134
Table 4-35. ADC characteristics ⁽¹⁾	134
Table 4-36. ADC R _{AIN} max for f _{ADC} = 80 MHz (12-bit ADC) ⁽¹⁾	135
Table 4-37. Internal reference voltage calibration values	136
Table 4-38. 12-bit ADC accuracy	136
Table 4-39. VBAT monitoring characteristics ⁽¹⁾	138
Table 4-40. V _{BAT} charging characteristics	138
Table 4-41. Temperature monitoring characteristics	138
Table 4-42. 1MSPS DAC characteristics ⁽¹⁾	138
Table 4-43. 1MSPS DAC accuracy ⁽¹⁾	140
Table 4-44. 15MSPS DAC characteristics ⁽¹⁾	141
Table 4-45. 15MSPS DAC accuracy ⁽¹⁾	142
Table 4-46. CMP characteristics ⁽¹⁾	142
Table 4-47. TMU supported instructions characteristics ⁽¹⁾	143
Table 4-48. I2C characteristics ⁽¹⁾⁽²⁾⁽³⁾	143
Table 4-49. Standard SPI characteristics ⁽¹⁾	144
Table 4-50. USART characteristics in Synchronous mode (For GD32G553xxx7) ⁽¹⁾	146
Table 4-51. USART characteristics in Synchronous mode(For GD32G553xxx3) ⁽¹⁾	146
Table 4-52. USART characteristics in Smartcard mode (For GD32G553xxx7) ⁽¹⁾	146
Table 4-53. USART characteristics in Smartcard mode(For GD32G553xxx3) ⁽¹⁾	146
Table 4-54. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings ⁽¹⁾⁽²⁾⁽³⁾	147
Table 4-55. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings ⁽¹⁾⁽²⁾⁽³⁾	147
Table 4-56. Asynchronous multiplexed PSRAM/NOR read timings ⁽¹⁾⁽²⁾⁽³⁾	148
Table 4-57. Asynchronous multiplexed PSRAM/NOR write timings ⁽¹⁾⁽²⁾⁽³⁾	148
Table 4-58. Synchronous multiplexed PSRAM/NOR read timings ⁽¹⁾⁽²⁾⁽³⁾	148
Table 4-59. Synchronous multiplexed PSRAM write timings ⁽¹⁾⁽²⁾⁽³⁾	149
Table 4-60. Synchronous non-multiplexed PSRAM/NOR read timings ⁽¹⁾⁽²⁾⁽³⁾	149
Table 4-61. Synchronous non-multiplexed PSRAM write timings ⁽¹⁾⁽²⁾⁽³⁾	150
Table 4-62. Standard QSPI characteristics ⁽¹⁾	150
Table 4-63. Standard QSPI (f _{SCKMAX} =120 MHz) characteristics ⁽¹⁾	151
Table 4-64. CPDM characteristics ⁽¹⁾	152
Table 4-65. HPDF characteristics ^{(1) (2)}	153
Table 4-66. HRTIMER characteristics (For GD32G553xxx7) ⁽¹⁾	154
Table 4-67. HRTIMER characteristics (For GD32G553xxx3) ⁽¹⁾	154

Table 4-68. HRTIMER output response to fault protection ⁽¹⁾	155
Table 4-69. HRTIMER output response to external event 0 to 4 ⁽¹⁾	155
Table 4-70. HRTIMER output response to external event 0 to 9(Synchronous mode ⁽¹⁾)	156
Table 4-71. HRTIMER synchronization input / output ⁽¹⁾	156
Table 4-72. TIMER characteristics (For GD32G553xxx7) ⁽¹⁾	157
Table 4-73. TIMER characteristics (For GD32G553xxx3) ⁽¹⁾	157
Table 4-74. FWDGT min/max timeout period at 32 kHz (IRC32K) ⁽¹⁾	158
Table 4-75. WWDGT min-max timeout value at 100 MHz (f _{PCLK1}) ⁽¹⁾	158
Table 4-76. JTAG Scan Interface Timing (For GD32G553xxx7) ⁽¹⁾	158
Table 4-77. JTAG Scan Interface Timing (For GD32G553xxx3) ⁽¹⁾	158
Table 4-78. SWD Interface Timing (For GD32G553xxx7) ⁽¹⁾	159
Table 4-79. SWD Interface Timing (For GD32G553xxx3) ⁽¹⁾	159
Table 5-1. LQFP128 package dimensions	161
Table 5-2. LQFP100 package dimensions	163
Table 5-3. WLCSP81 package dimensions	165
Table 5-4. LQFP80 package dimensions	167
Table 5-5. LQFP64 package dimensions	169
Table 5-6. LQFP48 package dimensions	171
Table 5-7. QFN48 package dimensions	173
Table 5-8. Package thermal characteristics ⁽¹⁾	176
Table 6-1. Part ordering code for GD32G553xx devices	177
Table 7-1. Revision history	178

1. General description

The GD32G553xx device belongs to the high-performance line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M33 core. The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The characteristics of integrated and advanced make the Cortex®-M33 processor suitable for market products that require microcontrollers with high performance and low power consumption. The Cortex®-M33 processor is based on the Armv8 architecture and supports a powerful and scalable instruction set including general data processing I/O control tasks, advanced data processing bit field manipulations and DSP.

For GD32G553xxx7, the GD32G553xx device incorporates the Arm® Cortex®-M33 32-bit processor core operating at 216 MHz frequency with Flash security protection to prevent illegal code/data access. For GD32G553xxx3, the GD32G553xx device incorporates the Arm® Cortex®-M33 32-bit processor core operating at 170 MHz frequency with Flash security protection to prevent illegal code/data access. It provides up to 512 KB on-chip Flash memory, 80KB SRAM0, 16KB SRAM1 and 32KB TCMSRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to four 12-bit ADCs, eight 12-bit DAC, up to five general 16-bit timers, three 16-bit PWM advanced timers, two 32-bit general timers, and two 16-bit basic timers, a low power timer (LPTIMER), a high-resolution timer (HRTIMER), as well as standard and advanced communication interfaces: up to three SPIs, a QSPI, four I2Cs, three USARTs and two UARTs, three CANs. Additional peripherals as an EXMC interface, up to eight comparators (CMP), a cryptographic acceleration unit (CAU), CRC calculation unit (CRC), configurable logic array (CLA), true random number generator (TRNG), trigonometric math unit (TMU), VREF, high-performance digital filter (HPDF), filter arithmetic accelerator (FAC), filter fourier transform (FFT) and a trigger selection controller (TRIGSEL) are included.

For GD32G553xxx7, the device operates from a 1.71V to 3.6V power supply and available in –40 to +105 °C temperature range. For GD32G553xxx3, the device operates from a 1.71V to 3.6V power supply and available in –40 to +125 °C temperature range. Three power saving modes provide the flexibility for maximum optimization of power consumption, an especially important consideration in low power applications.

The above features make GD32G553xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, embedded modules, human machine interface, security and alarm systems, graphic display, audio player, automotive navigation, drone, IoT and so on.



2. Device overview

2.1. Device information

Table 2-1. GD32G553xx devices features and peripheral list

Part Number		GD32G553																		
		QCT7	QET7	VCT7	VET7	VET3 ⁽¹⁾	MCY7T R	MEY7T R	MCT7	MET7	MET3 ⁽¹⁾	RCT7	RET7	RET3 ⁽¹⁾	CCT7	CET7	CET3 ⁽¹⁾	CCU7	CEU7	CEU3 ⁽¹⁾
FLASH (KB)		256	512	256	512	512	256	512	256	512	512	256	512	512	256	512	512	256	512	512
SRAM (KB)		128	128	128	128	128	128	128	128	128	128	128	128	128	128	128	128	128	128	128
Timers	General timer (16-bit)	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>	5 <small>(2-3,14-16)</small>
	General timer (32-bit)	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>	2 <small>(1,4)</small>
	Advanced timer(16-bit)	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>	3 <small>(0,7,19)</small>
	Basic timer (16-bit)	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>
	HRTIMER	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	LPTIMER	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	SysTick	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
RTC	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

Part Number		GD32G553																			
		QCT7	QET7	VCT7	VET7	VET3 ⁽¹⁾	MCY7T R	MEY7T R	MCT7	MET7	MET3 ⁽¹⁾	RCT7	RET7	RET3 ⁽¹⁾	CCT7	CET7	CET3 ⁽¹⁾	CCU7	CEU7	CEU3 ⁽¹⁾	
Connectivity	USART	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	
	UART	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>	2 <small>(3,4)</small>
	I2C	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>	4 <small>(0-3)</small>
	SPI	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>	3 <small>(0-2)</small>
	QSPI	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CAN	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD
GPIO		107	107	86	86	86	67	67	66	66	66	52	52	52	38	38	38	42	42	42	
EXMC		1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	
CAU		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
TRIGSEL		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
CRC		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
CLA		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
TRNG		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
TMU		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
VREF		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
HPDF		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	


Part Number		GD32G553																		
		QCT7	QET7	VCT7	VET7	VET3 ⁽¹⁾	MCY7T R	MEY7T R	MCT7	MET7	MET3 ⁽¹⁾	RCT7	RET7	RET3 ⁽¹⁾	CCT7	CET7	CET3 ⁽¹⁾	CCU7	CEU7	CEU3 ⁽¹⁾
FAC		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
FFT		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
12bit ADC	Units	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4
	Channels	42	42	42	42	42	39	39	38	38	38	26	26	26	20	20	20	21	21	21
DAC		8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8
CMP		8	8	8	8	8	8	8	8	8	8	7	7	7	7	7	7	7	7	7
Package		LQFP128		LQFP100			WLCSP81		LQFP80			LQFP64			LQFP48			QFN48		

Note:

(1) For GD32G553xxx3 devices, the maximum frequency of the system clock is 170MHz.

2.2. Block diagram

Figure 2-1. GD32G553xx block diagram



2.3. Pinouts and pin assignment

Figure 2-2. GD32G553QxTx LQFP128 pinouts



Figure 2-3. GD32G553VxTx LQFP100 pinouts




Figure 2-4. GD32G553MxY7TR WLCSP81 pinouts

	1	2	3	4	5	6	7	8	9
A	VDD	PA15	PC12	PD1	PB3	PB5	PB9	VSS	VDD
B	VSS	PA13	PC10	PD0	PD2	PB6	PB8 /BOOT0	PC13	VBAT
C	PA12	PA11	PA14	PC11	PC8	PB4	PB7	PC1	PC14-OSC32IN
D	PA8	PC9	PA10	PA9	PC7	PA4	PA0	NRST-PG10	PC15-OSC32OUT
E	VDD	PD11	PC6	PB15	PE12	PC4	PA1	PC0	OSCIN-PF0
F	VSS	PD10	PD9	PE15	PE9	PB0	PA5	PC2	OSCOOUT-PF1
G	PD8	PB14	PB12	PE13	PE8	PB1	PA6	PA2	PC3
H	PB13	PB11	PB10	PE11	PE7	VSSA	PC5	PA3	VSS
J	VDD	VSS	PE14	PE10	VDDA	VREFP	PB2	PA7	VDD

Figure 2-5. GD32G553MxTx LQFP80 pinouts




Figure 2-6. GD32G553RxTx LQFP64 pinouts




Figure 2-7. GD32G553CxTx LQFP48 pinouts





Figure 2-8. GD32G553CxUx QFN48 pinouts



2.4. Memory map

Table 2-2. GD32G553xx memory map

Pre-defined Regions	Bus	Address	Peripherals	
External RAM		0xD000 0000 - 0xDFFF FFFF	Reserved	
		0xC000 0000 - 0xCFFF FFFF	Reserved	
		0xA000 1400 - 0xBFFF FFFF	Reserved	
		0xA000 1000 - 0xA000 13FF	QSPI- REG	
		0xA000 0400 - 0xA000 0FFF	EXMC - SWREG	
		0xA000 0000 - 0xA000 03FF		
		0x9000 0000 - 0x9FFF FFFF	QSPI- MEM	
		0x8000 0000 - 0x8FFF FFFF	Reserved	
		0x7000 0000 - 0x7FFF FFFF	Reserved	
		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRAM	
Peripheral	AHB1	0x5001 0000 - 0x5FFF FFFF	Reserved	
			0x5000 4000 - 0x5000 FFFF	Reserved
			0x5000 3000 - 0x5000 3FFF	Reserved
			0x5000 2000 - 0x5000 2FFF	Reserved
	APB3		0x5000 1C00 - 0x5000 1FFF	DAC3
		0x5000 1800 - 0x5000 1BFF	DAC2	
		0x5000 1400 - 0x5000 17FF	DAC1	
		0x5000 1000 - 0x5000 13FF	DAC0	
		0x5000 0C00 - 0x5000 0FFF	ADC3	
		0x5000 0800 - 0x5000 0BFF	ADC2	
		0x5000 0400 - 0x5000 07FF	ADC1	
		0x5000 0000 - 0x5000 03FF	ADC0	
	AHB2		0x4802 5000 - 0x4FFF FFFF	Reserved
			0x4802 4800 - 0x4802 4FFF	FAC
			0x4802 4400 - 0x4802 47FF	TMU
			0x4802 4000 - 0x4802 43FF	Reserved
			0x4802 3000 - 0x4802 3FFF	Reserved
			0x4802 2C00 - 0x4802 2FFF	Reserved
			0x4802 2800 - 0x4802 2BFF	CPDM
			0x4802 2400 - 0x4802 27FF	Reserved
			0x4802 1C00 - 0x4802 23FF	Reserved
			0x4802 1800 - 0x4802 1BFF	TRNG
			0x4802 1400 - 0x4802 17FF	Reserved
			0x4802 1000 - 0x4802 13FF	CAU
			0x4802 0400 - 0x4802 0FFF	Reserved
			0x4800 1C00 - 0x4802 03FF	Reserved

Pre-defined Regions	Bus	Address	Peripherals	
		0x4800 1800 - 0x4800 1BFF	GPIOG	
		0x4800 1400 - 0x4800 17FF	GPIOF	
		0x4800 1000 - 0x4800 13FF	GPIOE	
		0x4800 0C00 - 0x4800 0FFF	GPIOD	
		0x4800 0800 - 0x4800 0BFF	GPIOC	
		0x4800 0400 - 0x4800 07FF	GPIOB	
		0x4800 0000 - 0x4800 03FF	GPIOA	
	AHB1	0x4003 8400 - 0x47FF FFFF	Reserved	
		0x4003 8000 - 0x4003 83FF	CLA	
		0x4002 7800 - 0x4003 7FFF	Reserved	
		0x4002 5000 - 0x4002 77FF	FFT	
		0x4002 3400 - 0x4002 4FFF	Reserved	
		0x4002 3000 - 0x4002 33FF	CRC	
		0x4002 2400 - 0x4002 2FFF	Reserved	
		0x4002 2000 - 0x4002 23FF	FMC	
		0x4002 1C00 - 0x4002 1FFF	Reserved	
		0x4002 1800 - 0x4002 1BFF	Reserved	
		0x4002 1400 - 0x4002 17FF	Reserved	
		0x4002 1000 - 0x4002 13FF	RCU	
		0x4002 0C00 - 0x4002 0FFF	Reserved	
		0x4002 0800 - 0x4002 0BFF	DMAMUX	
		0x4002 0400 - 0x4002 07FF	DMA1	
		0x4002 0000 - 0x4002 03FF	DMA0	
		APB2	0x4001 D000 - 0x4001 FFFF	Reserved
			0x4001 C000 - 0x4001 CFFF	CAN2
			0x4001 B000 - 0x4001 BFFF	CAN1
	0x4001 A000 - 0x4001 AFFF		CAN0	
	0x4001 8800 - 0x4001 9FFF		Reserved	
	0x4001 8400 - 0x4001 87FF		TRIGSEL	
	0x4001 8000 - 0x4001 83FF		Reserved	
	0x4001 7C00 - 0x4001 7FFF		CMP	
	0x4001 7800 - 0x4001 7BFF		VREF	
	0x4001 7400 - 0x4001 77FF		Reserved	
	0x4001 7000 - 0x4001 73FF		HPDF	
	0x4001 6800 - 0x4001 6FFF		Reserved	
	0x4001 5800 - 0x4001 67FF		HRTIMER	
0x4001 5400 - 0x4001 57FF	Reserved			
0x4001 5000 - 0x4001 53FF	TIMER19			
0x4001 4C00 - 0x4001 4FFF	Reserved			
0x4001 4800 - 0x4001 4BFF	TIMER16			
0x4001 4400 - 0x4001 47FF	TIMER15			


Pre-defined Regions	Bus	Address	Peripherals
		0x4001 4000 - 0x4001 43FF	TIMER14
		0x4001 3C00 - 0x4001 3FFF	Reserved
		0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	TIMER7
		0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	Reserved
		0x4001 2400 - 0x4001 27FF	Reserved
		0x4001 2000 - 0x4001 23FF	Reserved
		0x4001 1C00 - 0x4001 1FFF	Reserved
		0x4001 1800 - 0x4001 1BFF	Reserved
		0x4001 1400 - 0x4001 17FF	Reserved
		0x4001 1000 - 0x4001 13FF	Reserved
		0x4001 0C00 - 0x4001 0FFF	Reserved
		0x4001 0800 - 0x4001 0BFF	Reserved
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	SYSCFG
	APB1	0x4000 DC00 - 0x4000 FFFF	Reserved
		0x4000 D800 - 0x4000 DBFF	Reserved
		0x4000 D400 - 0x4000 D7FF	Reserved
		0x4000 D000 - 0x4000 D3FF	Reserved
		0x4000 CC00 - 0x4000 CFFF	Reserved
		0x4000 C800 - 0x4000 CBFF	Reserved
		0x4000 C400 - 0x4000 C7FF	Reserved
		0x4000 C000 - 0x4000 C3FF	I2C2
		0x4000 9800 - 0x4000 BFFF	Reserved
		0x4000 9400 - 0x4000 97FF	LPTIMER
		0x4000 8400 - 0x4000 93FF	Reserved
		0x4000 8000 - 0x4000 83FF	Reserved
		0x4000 7C00 - 0x4000 7FFF	Reserved
		0x4000 7800 - 0x4000 7BFF	Reserved
		0x4000 7400 - 0x4000 77FF	Reserved
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6C00 - 0x4000 6FFF	Reserved
		0x4000 6800 - 0x4000 6BFF	Reserved
		0x4000 6400 - 0x4000 67FF	Reserved
		0x4000 6000 - 0x4000 63FF	Reserved
		0x4000 5C00 - 0x4000 5FFF	I2C3
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4

Pre-defined Regions	Bus	Address	Peripherals
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	SPI2
		0x4000 3800 - 0x4000 3BFF	SPI1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	Reserved
		0x4000 1C00 - 0x4000 1FFF	Reserved
		0x4000 1800 - 0x4000 1BFF	Reserved
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
SRAM		0x2002 0000 - 0x3FFF FFFF	Reserved
		0x2001 C000 - 0x2001 FFFF	TCMSRAM aliased(32KB)
		0x2001 8000 - 0x2001 BFFF	
		0x2001 4000 - 0x2001 7FFF	SRAM1(16KB)
		0x2000 D000 - 0x2001 3FFF	SRAM0(80KB)
		0x2000 C000 - 0x2000 CFFF	
		0x2000 8000 - 0x2000 BFFF	
		0x2000 5000 - 0x2000 7FFF	
		0x2000 2000 - 0x2000 4FFF	
		0x2000 1000 - 0x2000 1FFF	
0x2000 0000 - 0x2000 0FFF			
Code		0x1FFF FC10 - 0x1FFF FFFF	Reserved
		0x1FFF FC00 - 0x1FFF FC0F	Reserved
		0x1FFF F830 - 0x1FFF BFFF	Reserved
		0x1FFF F800 - 0x1FFF F82F	Option Bytes
		0x1FFF C000 - 0x1FFF F7FF	Reserved
		0x1FFF 8000 - 0x1FFF BFFF	System memory 1
		0x1FFF 7830 - 0x1FFF 7FFF	Reserved
		0x1FFF 7800 - 0x1FFF 782F	Option Bytes
		0x1FFF 7000 - 0x1FFF 77FF	OTP
		0x1FFF 3400 - 0x1FFF 6FFF	Reserved

Pre-defined Regions	Bus	Address	Peripherals
		0x1FFF 0000 - 0x1FFF 33FF	System memory 0
		0x1000 8000 - 0x1FFE FFFF	Reserved
		0x1000 0000 - 0x1000 7FFF	TCMSRAM
		0x0A00 8000 - 0x0FFF FFFF	Reserved
		0x0A00 6000 - 0x0A00 7FFF	Reserved
		0x0A00 4000 - 0x0A00 5FFF	Reserved
		0x0A00 0000 - 0x0A00 3FFF	Reserved
		0x08C0 1000 - 0x09FF FFFF	Reserved
		0x08C0 0000 - 0x08C0 0FFF	Reserved
		0x0881 0000 - 0x08BF FFFF	Reserved
		0x0880 0000 - 0x0880 FFFF	Reserved
		0x0808 0000 - 0x0871 FFFF	Reserved
		0x0806 0000 - 0x0807 FFFF	Main Flash memory
		0x0802 0000 - 0x0805 FFFF	
		0x0801 0000 - 0x0801 FFFF	
		0x0800 0000 - 0x0800 FFFF	
		0x0006 0000 - 0x07FF FFFF	Reserved
		0x0002 0000 - 0x0007 FFFF	Aliased to Flash or system memory
		0x0001 0000 - 0x0001 FFFF	
		0x0000 0000 - 0x0000 FFFF	

2.5. Clock tree

Figure 2-9. GD32G553xx clock tree



Legend:

- HXTAL: High speed crystal oscillator
- LXTAL: Low speed crystal oscillator
- IRC8M: Internal 8M RC oscillators
- IRC32K: Internal 32K RC oscillator

2.6. Pin definitions

2.6.1. GD32G553QxTx LQFP128 pin definitions

Table 2-3. GD32G553QxTx LQFP128 pin definitions

GD32G553QxTx LQFP128				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PE2	1	I/O	5VT	Default: PE2 Alternate: TIMER2_CH0, TIMER19_CH0, HRTIMER_ST7CH0, EXMC_A23, EVENTOUT
PE3	2	I/O	5VT	Default: PE3 Alternate: TIMER2_CH1, TIMER19_CH1, HRTIMER_ST7CH1, EXMC_A19, EVENTOUT
PE4	3	I/O	5VT	Default: PE4 Alternate: TIMER0_BRKIN1, TIMER2_CH2, HPDF_DATAIN3, TIMER19_MCH0, EXMC_A20, EVENTOUT
PE5	4	I/O	5VT	Default: PE5 Alternate: TIMER2_CH3, HPDF_CKIN3, TIMER19_MCH1, EXMC_A21, EVENTOUT
PE6	5	I/O	5VT	Default: PE6 Alternate: TIMER19_MCH2, EXMC_A22, EVENTOUT Additional: WKUP2, RTC_TAMP2
VBAT	6	P	-	Default: VBAT
PC13	7	I/O	5VT	Default: PC13 Alternate: TIMER0_BRKIN0, TIMER0_MCH0, TIMER7_MCH3, EVENTOUT Additional: WKUP1, RTC_TAMP0, RTC_TS, RTC_OUT0
PC14-OSC32IN	8	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN
PC15-OSC32OUT	9	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT
PF3	10	I/O	5VT	Default: PF3 Alternate: TIMER19_CH3, I2C2_SCL, EXMC_A3, EVENTOUT
PF4	11	I/O	5VT	Default: PF4 Alternate: CMP0_OUT, TIMER19_MCH0, I2C2_SDA, HPDF_DATAIN2, EXMC_A4, TRIGSEL_OUT1, EVENTOUT
VSS	12	P	-	Default: VSS
VDD	13	P	-	Default: VDD
PF5	14	I/O	5VT	Default: PF5

GD32G553QxTx LQFP128				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: TIMER19_MCH1, HPDF_CKIN2, EXMC_A5, TRIGSEL_OUT5, EVENTOUT
PF7	15	I/O	5VT	Default: PF7 Alternate: TIMER19_BRKIN0, TIMER4_CH1, QSPI_IO2 ⁽⁶⁾ , EXMC_A1, EVENTOUT
PF8	16	I/O	5VT	Default: PF8 Alternate: TIMER19_BRKIN2, TIMER4_CH1, QSPI_IO0 ⁽⁶⁾ , EXMC_A24, EVENTOUT
PF9	17	I/O	5VT	Default: PF9 Alternate: TIMER19_BRKIN0, TIMER14_CH0, SPI1_SCK, TIMER4_CH3, QSPI_IO1 ⁽⁶⁾ , EXMC_A25, EVENTOUT
PF10	18	I/O	5VT	Default: PF10 Alternate: TIMER19_BRKIN2, TIMER14_CH1, SPI1_SCK, QSPI_SCK ⁽⁶⁾ , EXMC_A0, EVENTOUT
OSCIN-PF0	19	I/O	5VT	Default: OSCIN, PF0 Alternate: I2C1_SDA, SPI1_NSS, TIMER0_MCH2, EVENTOUT Additional: ADC0_IN9, OSCIN, CLAIN16
OSCOUT-PF1	20	I/O	5VT	Default: OSCOUT, PF1 Alternate: TIMER19_BRKIN1, SPI1_SCK, EVENTOUT Additional: ADC1_IN9, CMP2_IM, OSCOUT, CLAIN17
NRST-PG10	21	I/O	5VT	Default: NRST Alternate: CK_OUT, EVENTOUT Additional: PG10 ⁽⁷⁾
PC0	22	I/O	5VT	Default: PC0 Alternate: LPTIMER_IN0, TIMER0_CH0, HPDF_CKIN0, HPDF_DATAIN4, TRIGSEL_IN8, EXMC_CLK, EVENTOUT Additional: ADC01_IN5, CMP2_IM
PC1	23	I/O		Default: PC1 Alternate: LPTIMER_OUT, TIMER0_CH1, HPDF_CKIN4, HPDF_DATAIN0, QSPI_IO0 ⁽⁶⁾ , TRIGSEL_IN9, EXMC_NOE, EVENTOUT Additional: ADC01_IN6, CMP2_IP
PC2	24	I/O	5VT	Default: PC2 Alternate: HPDF_CKOUT, LPTIMER_IN1, TIMER0_CH2, CMP2_OUT, TIMER19_CH1, HPDF_CKIN1, QSPI_IO1 ⁽⁶⁾ , TRIGSEL_IN2, EXMC_NWE, EVENTOUT Additional: ADC01_IN7, CMP7_IP
PC3	25	I/O		Default: PC3 Alternate: LPTIMER_ETI0, TIMER0_CH3, TIMER0_BRKIN2, HPDF_DATAIN1, QSPI_IO2 ⁽⁶⁾ , HRTIMER_FLT6, EXMC_NWAIT, EVENTOUT

GD32G553QxTx LQFP128				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Additional: ADC01_IN8
PF2	26	I/O	5VT	Default: PF2 Alternate: TIMER19_CH2, I2C1_SMBA, EXMC_A2, EVENTOUT
PA0	27	I/O		Default: PA0 Alternate: TIMER1_CH0, TIMER4_CH0, UART3_TX, USART1_CTS, CMP0_OUT, TIMER7_BRKIN0, TIMER7_ETI, HRTIMER_ST6CH0, TRIGSEL_IN0, TIMER1_ETI, EXMC_A13, EVENTOUT Additional: ADC01_IN0, RTC_TAMP1, CMP0_IM, CMP2_IP, WKUP0, CLAIN18
PA1	28	I/O		Default: PA1 Alternate: RTC_REFIN, TIMER1_CH1, TIMER4_CH1, UART3_RX, USART1_RTS, USART1_DE, TIMER14_MCH0, HRTIMER_ST6CH1, TRIGSEL_IN1, EXMC_A14, EVENTOUT Additional: ADC01_IN1, CMP0_IP, CLAIN19
PA2	29	I/O	5VT	Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, CLA0OUT, USART1_TX, CMP1_OUT, TIMER14_CH0, QSPI_CSN ⁽³⁾⁽⁶⁾ , HRTIMER_ST7CH0, TRIGSEL_IN7, CK_HPDAUDIO, EXMC_A15, EVENTOUT Additional: ADC0_IN2, CMP1_IM, WKUP3, LSCK_OUT
VSS	30	P	-	Default: VSS
VDD	31	P	-	Default: VDD
PA3	32	I/O		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, USART1_RX, TIMER14_CH1, QSPI_SCK ⁽³⁾ , HRTIMER_ST7CH1, TRIGSEL_IN4, EXMC_A16, EVENTOUT Additional: ADC0_IN3, CMP1_IP
PA4	33	I/O		Default: PA4 Alternate: TIMER2_CH1, SPI0_NSS, SPI2_NSS, USART1_CK, HRTIMER_ST2CH0, EXMC_A17, EVENTOUT Additional: ADC1_IN15, DAC0_OUT0, CMP0_IM
PA5	34	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_SCK, USART2_TX, HRTIMER_ST2CH1, EXMC_A18, EVENTOUT Additional: ADC1_IN12, DAC0_OUT1, CMP1_IM
PA6	35	I/O		Default: PA6 Alternate: TIMER15_CH0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, USART2_RX, TIMER0_BRKIN0, CMP0_OUT, QSPI_IO3 ⁽³⁾ , HRTIMER_ST3CH0, CK_HPDAUDIO, EXMC_A19,

GD32G553QxTx LQFP128				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				EVENTOUT Additional: ADC1_IN2, DAC1_OUT0
PA7	36	I/O		Default: PA7 Alternate: TIMER16_CH0, TIMER2_CH1, CLA1OUT, TIMER7_MCH0, SPI0_MOSI, TIMER0_MCH0, CMP1_OUT, QSPI_IO2 ⁽³⁾ , HRTIMER_ST3CH1, TRIGSEL_IN5, UART4_TX, EXMC_A20, EVENTOUT Additional: ADC1_IN3, CMP1_IP, DAC1_OUT1
PC4	37	I/O	5VT	Default: PC4 Alternate: TIMER0_ETI, I2C1_SCL, USART0_TX, HPDF_CKIN2, QSPI_IO3 ⁽³⁾ , HRTIMER_FLT7, EXMC_NE0, EVENTOUT Additional: ADC1_IN4
PC5	38	I/O		Default: PC5 Alternate: TIMER14_BRKIN0, TIMER0_MCH3, USART0_RX, HPDF_DATAIN2, HRTIMER_EXEV9, EXMC_NE1, EVENTOUT Additional: ADC1_IN10, WKUP4
PB0	39	I/O		Default: PB0 Alternate: TIMER2_CH2, CLA1OUT, TIMER7_MCH1, HPDF_CKOUT, TIMER0_MCH1, HRTIMER_ST4CH0, QSPI_IO1 ⁽³⁾ , TRIGSEL_OUT3, HRTIMER_FLT4, EXMC_A1, EVENTOUT Additional: ADC2_IN11, ADC0_IN12, CMP3_IP, CLAIN8
PB1	40	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER7_MCH2, HPDF_DATAIN1, TIMER0_MCH2, TIMER19_MCH0, CMP3_OUT, HRTIMER_ST4CH1, QSPI_IO0 ⁽³⁾ , TRIGSEL_OUT4, HRTIMER_SCOU, EXMC_A2, EVENTOUT Additional: ADC2_IN0, ADC0_IN11, CMP0_IP, CLAIN9
PB2	41	I/O		Default: PB2 Alternate: RTC_OUT1, LPTIMER_OUT, TIMER4_CH0, TIMER19_CH0, I2C2_SMBA, HPDF_CKIN1, HRTIMER_ST5CH0, QSPI_IO1 ⁽³⁾ , HRTIMER_SCIN, EXMC_A3, EVENTOUT Additional: ADC1_IN11, CMP3_IP, CLAIN10
VSSA	42	P	-	Default: VSSA
VREFP	43	P	-	Default: VREFP
VREFP	44	P	-	Default: VREFP
VDDA	45	P	-	Default: VDDA
VSS	46	P	-	Default: VSS
VDD	47	P	-	Default: VDD
PF11	48	I/O	5VT	Default: PF11

GD32G553QxTx LQFP128				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: TIMER19_ETI, EXMC_NE3, EVENTOUT
PF12	49	I/O	5VT	Default: PF12 Alternate: TIMER19_CH0, EXMC_A6, EVENTOUT
PF13	50	I/O	5VT	Default: PF13 Alternate: TIMER19_CH1, HPDF_DATAIN6, I2C3_SMBA, EXMC_A7, EVENTOUT
PF14	51	I/O	5VT	Default: PF14 Alternate: TIMER19_CH2, HPDF_CKIN6, I2C3_SCL, EXMC_A8, EVENTOUT
PF15	52	I/O	5VT	Default: PF15 Alternate: TIMER19_CH3, I2C3_SDA, EXMC_A9, EVENTOUT
PE7	53	I/O		Default: PE7 Alternate: TIMER0_ETI, HPDF_DATAIN2, EXMC_D4, EVENTOUT Additional: ADC2_IN3, CMP3_IP
PE8	54	I/O	5VT	Default: PE8 Alternate: TIMER4_CH2, TIMER0_MCH0, HPDF_CKIN2, EXMC_D5, EVENTOUT Additional: ADC23_IN5, CMP3_IM
PE9	55	I/O	5VT	Default: PE9 Alternate: TIMER4_CH3, TIMER0_CH0, HPDF_CKOUT, SPI0_IO2, EXMC_D6, EVENTOUT Additional: ADC2_IN1, CMP7_IP
PE10	56	I/O	5VT	Default: PE10 Alternate: TIMER0_MCH1, HPDF_DATAIN4, SPI0_IO3, QSPI_SCK ⁽⁴⁾ , EXMC_D7, EVENTOUT Additional: ADC2_IN12, ADC3_IN13
PE11	57	I/O	5VT	Default: PE11 Alternate: TIMER0_CH1, HPDF_CKIN4, QSPI_CSN ⁽⁴⁾ , EXMC_D8, EVENTOUT Additional: ADC2_IN13, ADC3_IN14
PE12	58	I/O	5VT	Default: PE12 Alternate: TIMER0_MCH2, HPDF_DATAIN5, QSPI_IO0 ⁽⁴⁾ , EXMC_D9, EVENTOUT Additional: ADC2_IN14, ADC3_IN15
PE13	59	I/O	5VT	Default: PE13 Alternate: TIMER0_CH2, HPDF_CKIN5, QSPI_IO1 ⁽⁴⁾ , EXMC_D10, EVENTOUT Additional: ADC2_IN2
PE14	60	I/O	5VT	Default: PE14 Alternate: TIMER0_CH3, TIMER0_BRKIN2, QSPI_IO2 ⁽⁴⁾ , EXMC_D11, EVENTOUT Additional: ADC3_IN0
PE15	61	I/O	5VT	Default: PE15

GD32G553QxTx LQFP128				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: TIMER0_BRKIN0, TIMER0_MCH3, USART2_RX, QSPI_IO3 ⁽⁴⁾ , EXMC_D12, EVENTOUT Additional: ADC3_IN1
PB10	62	I/O		Default: PB10 Alternate: TIMER1_CH2, HPDF_DATAIN0, HPDF_DATAIN7, USART2_TX, QSPI_SCK ⁽⁴⁾ , TIMER0_BRKIN0, HRTIMER_FLT2, TRIGSEL_OUT2, EXMC_A7, EVENTOUT Additional: CMP4_IM
VSS	63	P	-	Default: VSS
VDD	64	P	-	Default: VDD
PB11	65	I/O		Default: PB11 Alternate: TIMER1_CH3, HPDF_DATAIN3, HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EXMC_A8, EVENTOUT Additional: ADC01_IN13, CMP5_IP
PB12	66	I/O		Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK, CAN1_RX, HPDF_DATAIN1, HRTIMER_ST2CH0, EXMC_A9, EVENTOUT Additional: ADC3_IN2, ADC0_IN10, CMP6_IM
PB13	67	I/O		Default: PB13 Alternate: SPI1_SCK, TIMER0_MCH0, USART2_CTS, CAN1_TX, HPDF_CKIN1, HRTIMER_ST2CH1, EXMC_A10, EVENTOUT Additional: ADC2_IN4, CMP4_IP
PB14	68	I/O		Default: PB14 Alternate: TIMER14_CH0, SPI1_MISO, TIMER0_MCH1, USART2_RTS, USART2_DE, CMP3_OUT, HPDF_DATAIN2, HRTIMER_ST3CH0, TRIGSEL_OUT1, EXMC_A11, EVENTOUT Additional: ADC3_IN3, ADC0_IN4, CMP6_IP
PB15	69	I/O		Default: PB15 Alternate: RTC_REFIN, TIMER14_CH1, TIMER14_MCH0, CMP2_OUT, TIMER0_MCH2, SPI1_MOSI, HPDF_CKIN2, HRTIMER_ST3CH1, TRIGSEL_OUT5, EXMC_A12, EVENTOUT Additional: ADC3_IN4, ADC1_IN14, CMP5_IM
PD8	70	I/O		Default: PD8 Alternate: HPDF_CKIN3, USART2_TX, EXMC_D13, EVENTOUT Additional: ADC3_IN11, CMP7_IM
PD9	71	I/O		Default: PD9 Alternate: HPDF_DATAIN3, USART2_RX, EXMC_D14,

GD32G553QxTx LQFP128				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				EVENTOUT Additional: ADC3_IN12, CMP7_IM
PD10	72	I/O	5VT	Default: PD10 Alternate: HPDF_CKOUT, USART2_CK, EXMC_D15, EVENTOUT Additional: ADC23_IN6, CMP5_IM
PD11	73	I/O		Default: PD11 Alternate: TIMER4_ETI, I2C3_SMBA, USART2_CTS, EXMC_A16, EVENTOUT Additional: ADC23_IN7, CMP5_IP
PD12	74	I/O		Default: PD12 Alternate: TIMER3_CH0, USART2_RTS, USART2_DE, EXMC_A17, EVENTOUT Additional: ADC23_IN8, CMP4_IP
PD13	75	I/O	5VT	Default: PD13 Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT Additional: ADC23_IN9, CMP4_IM
PD14	76	I/O		Default: PD14 Alternate: TIMER3_CH2, SPI0_IO2, EXMC_D0, EVENTOUT Additional: ADC23_IN10, CMP6_IP
PD15	77	I/O	5VT	Default: PD15 Alternate: TIMER3_CH3, SPI0_IO3, SPI1_NSS, EXMC_D1, EVENTOUT Additional: CMP6_IM
VSS	78	P	-	Default: VSS
VDD	79	P	-	Default: VDD
PC6	80	I/O	5VT	Default: PC6 Alternate: HPDF_CKIN3, TIMER0_BRKIN1, CMP5_OUT, TIMER2_CH0, HRTIMER_EXEV9, TIMER7_CH0, I2C3_SCL, HRTIMER_ST5CH0, EXMC_NE2, EVENTOUT
PC7	81	I/O	5VT	Default: PC7 Alternate: HPDF_DATAIN3, TIMER2_CH1, HRTIMER_FLT4, TIMER7_CH1, CMP4_OUT, I2C3_SDA, HRTIMER_ST5CH1, EXMC_NE3, EVENTOUT
PG0	82	I/O	5VT	Default: PG0 Alternate: TIMER19_MCH0, EXMC_A10, EVENTOUT
PG1	83	I/O	5VT	Default: PG1 Alternate: TIMER19_MCH1, EXMC_A11, EVENTOUT
PG2	84	I/O	5VT	Default: PG2 Alternate: TIMER0_BRKIN1, TIMER19_MCH2, SPI0_SCK, EXMC_A12, EVENTOUT
PG3	85	I/O	5VT	Default: PG3

GD32G553QxTx LQFP128				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: TIMER19_BRKIN0, I2C3_SCL, SPI0_MISO, TIMER19_MCH3, EXMC_A13, EVENTOUT
PG4	86	I/O	5VT	Default: PG4 Alternate: TIMER7_BRKIN1, TIMER19_BRKIN2, I2C3_SDA, SPI0_MOSI, EXMC_A14, EVENTOUT
PC8	87	I/O	5VT	Default: PC8 Alternate: TIMER2_CH2, HRTIMER_ST4CH0, TIMER7_CH2, TIMER19_CH2, CMP6_OUT, I2C2_SCL, EXMC_NBL0, EVENTOUT
PC9	88	I/O	5VT	Default: PC9 Alternate: TIMER2_CH3, HRTIMER_ST4CH1, TIMER7_CH3, TIMER7_BRKIN2, I2C2_SDA, EXMC_NBL1, EVENTOUT
PA8	89	I/O	5VT	Default: PA8 Alternate: CK_OUT, I2C2_SCL, I2C1_SDA, TIMER0_CH0, USART0_CK, CMP6_OUT, TIMER3_ETI, CAN2_RX, SPI1_NSS, HRTIMER_ST0CH0, UART4_RX, EXMC_A21, EVENTOUT Additional: ADC3_IN16, NMI, CLAIN11
PA9	90	I/O	5VT	Default: PA9 Alternate: I2C2_SMBA, I2C1_SCL, TIMER0_CH1, USART0_TX, CMP4_OUT, TIMER14_BRKIN0, TIMER1_CH2, SPI1_SCK, HRTIMER_ST0CH1, TRIGSEL_IN13, EXMC_A22, EVENTOUT Additional: ADC3_IN17, CLAIN12
PA10	91	I/O	5VT	Default: PA10 Alternate: TIMER16_BRKIN0, CLA2OUT, I2C1_SMBA, SPI1_MISO, TIMER0_CH2, USART0_RX, CMP5_OUT, TIMER1_CH3, TIMER7_BRKIN0, HRTIMER_ST1CH0, TRIGSEL_IN12, EXMC_A23, EVENTOUT Additional: CLAIN13, LVD_IN
PA11	92	I/O	5VT	Default: PA11 Alternate: CLA3OUT, SPI1_MOSI, TIMER0_MCH0, USART0_CTS, CMP0_OUT, CAN0_RX, TIMER3_CH0, TIMER0_CH3, TIMER0_BRKIN2, HRTIMER_ST1CH1, TRIGSEL_IN13, EXMC_A24, EVENTOUT Additional: CLAIN14
PA12	93	I/O	5VT	Default: PA12 Alternate: TIMER15_CH0, TIMER0_MCH1, USART0_RTS, USART0_DE, CMP1_OUT, CAN0_TX, TIMER3_CH1, TIMER0_ETI, HRTIMER_FLT0, TRIGSEL_IN12, EXMC_A25, EVENTOUT Additional: CLAIN15
VSS	94	P	-	Default: VSS

GD32G553QxTx LQFP128				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
VDD	95	P	-	Default: VDD
PA13	96	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: TIMER15_MCH0, TIMER0_BRKIN1, I2C3_SCL, I2C0_SCL, IFRP_OUT, TIMER7_BRKIN1, USART2_CTS, CMP7_OUT, TIMER3_CH2, TRIGSEL_IN10, EXMC_A5, EVENTOUT
PF6	97	I/O	5VT	Default: PF6 Alternate: TIMER4_ETI, TIMER3_CH3, I2C1_SCL, TIMER4_CH0, USART2_RTS, USART2_DE, QSPI_IO3 ⁽⁶⁾ , EVENTOUT
PA14	98	I/O	5VT	Default: JTCK, SWCLK, PA14 Alternate: LPTIMER_OUT, I2C3_SMBA, I2C0_SDA, TIMER7_CH1, TIMER0_BRKIN0, USART1_TX, CMP7_OUT, TRIGSEL_IN11, EVENTOUT
PA15	99	I/O	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER7_CH0, CLA3OUT, I2C0_SCL, SPI0_NSS, SPI2_NSS, USART1_RX, UART3_RTS, UART3_DE, TIMER0_BRKIN0, CAN2_TX, TRIGSEL_OUT0, HRTIMER_FLT1, TIMER1_ETI, EVENTOUT Additional: CLAIN0
PC10	100	I/O	5VT	Default: PC10 Alternate: HPDF_CKIN5, TIMER7_MCH0, UART3_TX, SPI2_SCK, USART2_TX, HRTIMER_FLT5, EXMC_D0, EVENTOUT
PC11	101	I/O	5VT	Default: PC11 Alternate: HPDF_DATAIN5, HRTIMER_EXEV1, TIMER7_MCH1, UART3_RX, SPI2_MISO, USART2_RX, I2C2_SDA, EXMC_D1, EVENTOUT
PC12	102	I/O	5VT	Default: PC12 Alternate: TIMER4_CH1, HRTIMER_EXEV0, TIMER7_MCH2, UART4_TX, SPI2_MOSI, USART2_CK, EXMC_A0, EVENTOUT
PG5	103	I/O	5VT	Default: PG5 Alternate: TIMER19_ETI, SPI0_NSS, EXMC_A15, EVENTOUT
PG6	104	I/O	5VT	Default: PG6 Alternate: TIMER19_BRKIN0, I2C2_SMBA, EVENTOUT
PG7	105	I/O	5VT	Default: PG7 Alternate: TIMER19_BRKIN1, I2C2_SCL, EVENTOUT
PG8	106	I/O	5VT	Default: PG8 Alternate: I2C2_SDA, EXMC_NE2, EVENTOUT
PG9	107	I/O	5VT	Default: PG9

GD32G553QxTx LQFP128				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: TIMER7_BRKIN1, SPI2_SCK, USART0_TX, EXMC_NE1, TIMER14_MCH0, EVENTOUT
PD0	108	I/O	5VT	Default: PD0 Alternate: HPDF_CKIN6, TIMER7_MCH3, CAN0_RX, EXMC_D2, TRIGSEL_IN3, EVENTOUT
PD1	109	I/O	5VT	Default: PD1 Alternate: HPDF_DATAIN6, TIMER7_CH3, TIMER7_BRKIN2, CAN0_TX, EXMC_D3, TRIGSEL_IN6, QSPI_DQS ⁽⁵⁾ , EVENTOUT
VSS	110	P	-	Default: VSS
VDD	111	P	-	Default: VDD
PD2	112	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, TIMER7_BRKIN0, UART4_RX, QSPI_SCK ⁽⁵⁾ , EVENTOUT
PD3	113	I/O	5VT	Default: PD3 Alternate: TIMER1_CH0, TIMER1_ETI, HPDF_CKOUT, USART1_CTS, QSPI_CSN ⁽⁵⁾ , EXMC_CLK, EVENTOUT
PD4	114	I/O	5VT	Default: PD4 Alternate: TIMER1_CH1, USART1_RTS, USART1_DE, QSPI_IO0 ⁽⁵⁾ , EXMC_NOE, EVENTOUT
PD5	115	I/O	5VT	Default: PD5 Alternate: USART1_TX, QSPI_IO1, EXMC_NWE, EVENTOUT
PD6	116	I/O	5VT	Default: PD6 Alternate: TIMER1_CH3, HPDF_CKIN4, HPDF_DATAIN1, USART1_RX, QSPI_IO2 ⁽⁵⁾ , EXMC_NWAIT, EVENTOUT
PD7	117	I/O	5VT	Default: PD7 Alternate: TIMER1_CH2, HPDF_DATAIN4, HPDF_CKIN1, USART1_CK, QSPI_IO3 ⁽⁵⁾ , EXMC_NE0, EVENTOUT
PB3	118	I/O	5VT	Default: JTDO, PB3 Alternate: TIMER1_CH1, TIMER3_ETI, CLA0OUT, TIMER7_MCH0, SPI0_SCK, SPI2_SCK, USART1_TX, HRTIMER_ST5CH1, TIMER2_ETI, CAN2_RX, HRTIMER_SCOU, HRTIMER_EXEV8, TRIGSEL_OUT7, EVENTOUT Additional: CLAIN1
PB4	119	I/O	5VT	Default: NJTRST, PB4 Alternate: TIMER15_CH0, TIMER2_CH0, CLA1OUT, TIMER7_MCH1, SPI0_MISO, SPI2_MISO, USART1_RX, UART4_RTS, UART4_DE, TIMER16_BRKIN0, CAN2_TX, HRTIMER_EXEV6, TRIGSEL_OUT6, EVENTOUT Additional: CLAIN2

GD32G553QxTx LQFP128				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB5	120	I/O	5VT	Default: PB5 Alternate: HPDF_CKIN0, TIMER15_BRKIN0, TIMER2_CH1, TIMER7_MCH2, I2C0_SMB, SPI0_MOSI, SPI2_MOSI, USART1_CK, I2C2_SDA, CAN1_RX, TIMER16_CH0, LPTIMER_IN0, CLA2OUT, HRTIMER_EXEV5, UART4_CTS, EVENTOUT Additional: CLAIN3
PB6	121	I/O	5VT	Default: PB6 Alternate: HPDF_DATAIN5, TIMER15_MCH0, TIMER3_CH0, I2C0_SCL, TIMER7_CH0, TIMER7_ETI, USART0_TX, CMP3_OUT, CAN1_TX, TIMER7_BRKIN2, LPTIMER_ETI0, HRTIMER_SCIN, HRTIMER_EXEV3, EXMC_A4, EVENTOUT Additional: CLAIN4
PB7	122	I/O	5VT	Default: PB7 Alternate: HPDF_CKIN5, TIMER16_MCH0, TIMER3_CH1, I2C3_SDA, I2C0_SDA, TIMER7_BRKIN0, USART0_RX, CMP2_OUT, TIMER2_CH3, LPTIMER_IN1, EXMC_NL/EXMC_NADV, HRTIMER_EXEV2, UART3_CTS, QSPI_DQS ⁽³⁾⁽⁴⁾⁽⁶⁾ , HRTIMER_ST5CH1, EVENTOUT Additional: CLAIN5
PB8/BOOT0	123	I/O	5VT	Default: BOOT0, PB8 Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7, I2C0_SCL, CLA3OUT, USART2_RX, CMP0_OUT, CAN0_RX, TIMER7_CH1, TIMER0_BRKIN0, HRTIMER_EXEV7, EVENTOUT Additional: CLAIN6
PB9	124	I/O	5VT	Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, IFRP_OUT, USART2_TX, CMP1_OUT, CAN0_TX, TIMER7_CH2, TIMER0_MCH2, HRTIMER_EXEV4, EXMC_A6, EVENTOUT Additional: CLAIN7
PE0	125	I/O	5VT	Default: PE0 Alternate: TIMER3_ETI, TIMER19_MCH3, TIMER15_CH0, TIMER19_ETI, USART0_TX, HRTIMER_ST6CH0, EXMC_NBL0, EVENTOUT
PE1	126	I/O	5VT	Default: PE1 Alternate: TIMER16_CH0, TIMER19_CH3, USART0_RX, HRTIMER_ST6CH1, EXMC_NBL1, EVENTOUT
VSS	127	P	-	Default: VSS

GD32G553QxTx LQFP128				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
VDD	128	P	-	Default: VDD

(1) Type: I = input, O = output, P = power.

(2) I/O Level: 5VT = 5 V tolerant.

(3) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.

(4) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.

(5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.

(6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.

(7) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.

2.6.2. GD32G553VxTx LQFP100 pin definitions

Table 2-4. GD32G553VxTx LQFP100 pin definitions

GD32G553VxTx LQFP100				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PE2	1	I/O	5VT	Default: PE2 Alternate: TIMER2_CH0, TIMER19_CH0, HRTIMER_ST7CH0, EXMC_A23, EVENTOUT
PE3	2	I/O	5VT	Default: PE3 Alternate: TIMER2_CH1, TIMER19_CH1, HRTIMER_ST7CH1, EXMC_A19, EVENTOUT
PE4	3	I/O	5VT	Default: PE4 Alternate: TIMER0_BRKIN1, TIMER2_CH2, HPDF_DATAIN3, TIMER19_MCH0, EXMC_A20, EVENTOUT
PE5	4	I/O	5VT	Default: PE5 Alternate: TIMER2_CH3, HPDF_CKIN3, TIMER19_MCH1, EXMC_A21, EVENTOUT
PE6	5	I/O	5VT	Default: PE6 Alternate: TIMER19_MCH2, EXMC_A22, EVENTOUT Additional: WKUP2, RTC_TAMP2
VBAT	6	P	-	Default: VBAT
PC13	7	I/O	5VT	Default: PC13 Alternate: TIMER0_BRKIN0, TIMER0_MCH0, TIMER7_MCH3, EVENTOUT Additional: WKUP1, RTC_TAMP0, RTC_TS, RTC_OUT0
PC14-OSC32IN	8	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN
PC15-OSC32OUT	9	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT
PF9	10	I/O	5VT	Default: PF9 Alternate: TIMER19_BRKIN0, TIMER14_CH0, SPI1_SCK, TIMER4_CH3, QSPI_IO1 ⁽⁶⁾ , EXMC_A25, EVENTOUT
PF10	11	I/O	5VT	Default: PF10 Alternate: TIMER19_BRKIN2, TIMER14_CH1, SPI1_SCK, QSPI_SCK ⁽⁶⁾ , EXMC_A0, EVENTOUT
OSCIN-PF0	12	I/O	5VT	Default: OSCIN, PF0 Alternate: I2C1_SDA, SPI1_NSS, TIMER0_MCH2, EVENTOUT Additional: ADC0_IN9, OSCIN, CLAIN16
OSCOUT-PF1	13	I/O	5VT	Default: OSCOUT, PF1 Alternate: TIMER19_BRKIN1, SPI1_SCK, EVENTOUT Additional: ADC1_IN9, CMP2_IM, OSCOUT, CLAIN17

GD32G553VxTx LQFP100				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
NRST-PG10	14	I/O	5VT	Default: NRST Alternate: CK_OUT, EVENTOUT Additional: PG10 ⁽⁷⁾
PC0	15	I/O	5VT	Default: PC0 Alternate: LPTIMER_IN0, TIMER0_CH0, HPDF_CKIN0, HPDF_DATAIN4, TRIGSEL_IN8, EXMC_CLK, EVENTOUT Additional: ADC01_IN5, CMP2_IM
PC1	16	I/O		Default: PC1 Alternate: LPTIMER_OUT, TIMER0_CH1, HPDF_CKIN4, HPDF_DATAIN0, QSPI_IO0 ⁽⁶⁾ , TRIGSEL_IN9, EXMC_NOE, EVENTOUT Additional: ADC01_IN6, CMP2_IP
PC2	17	I/O	5VT	Default: PC2 Alternate: HPDF_CKOUT, LPTIMER_IN1, TIMER0_CH2, CMP2_OUT, TIMER19_CH1, HPDF_CKIN1, QSPI_IO1 ⁽⁶⁾ , TRIGSEL_IN2, EXMC_NWE, EVENTOUT Additional: ADC01_IN7, CMP7_IP
PC3	18	I/O		Default: PC3 Alternate: LPTIMER_ETI0, TIMER0_CH3, TIMER0_BRKIN2, HPDF_DATAIN1, QSPI_IO2 ⁽⁶⁾ , HRTIMER_FLT6, EXMC_NWAIT, EVENTOUT Additional: ADC01_IN8
PF2	19	I/O	5VT	Default: PF2 Alternate: TIMER19_CH2, I2C1_SMBA, EXMC_A2, EVENTOUT
PA0	20	I/O		Default: PA0 Alternate: TIMER1_CH0, TIMER4_CH0, UART3_TX, USART1_CTS, CMP0_OUT, TIMER7_BRKIN0, TIMER7_ETI, HRTIMER_ST6CH0, TRIGSEL_IN0, TIMER1_ETI, EXMC_A13, EVENTOUT Additional: ADC01_IN0, RTC_TAMP1, CMP0_IM, CMP2_IP, WKUP0, CLAIN18
PA1	21	I/O		Default: PA1 Alternate: RTC_REFIN, TIMER1_CH1, TIMER4_CH1, UART3_RX, USART1_RTS, USART1_DE, TIMER14_MCH0, HRTIMER_ST6CH1, TRIGSEL_IN1, EXMC_A14, EVENTOUT Additional: ADC01_IN1, CMP0_IP, CLAIN19
PA2	22	I/O	5VT	Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, CLA0OUT, USART1_TX, CMP1_OUT, TIMER14_CH0, QSPI_CSN ⁽³⁾⁽⁶⁾ , HRTIMER_ST7CH0, TRIGSEL_IN7, CK_HPDAUDIO, EXMC_A15, EVENTOUT Additional: ADC0_IN2, CMP1_IM, WKUP3, LSCK_OUT

GD32G553VxTx LQFP100				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
VSS	23	P	-	Default: VSS
VDD	24	P	-	Default: VDD
PA3	25	I/O		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, USART1_RX, TIMER14_CH1, QSPI_SCK ⁽³⁾ , HRTIMER_ST7CH1, TRIGSEL_IN4, EXMC_A16, EVENTOUT Additional: ADC0_IN3, CMP1_IP
PA4	26	I/O		Default: PA4 Alternate: TIMER2_CH1, SPI0_NSS, SPI2_NSS, USART1_CK, HRTIMER_ST2CH0, EXMC_A17, EVENTOUT Additional: ADC1_IN15, DAC0_OUT0, CMP0_IM
PA5	27	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_SCK, USART2_TX, HRTIMER_ST2CH1, EXMC_A18, EVENTOUT Additional: ADC1_IN12, DAC0_OUT1, CMP1_IM
PA6	28	I/O		Default: PA6 Alternate: TIMER15_CH0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, USART2_RX, TIMER0_BRKIN0, CMP0_OUT, QSPI_IO3 ⁽³⁾ , HRTIMER_ST3CH0, CK_HPDAUDIO, EXMC_A19, EVENTOUT Additional: ADC1_IN2, DAC1_OUT0
PA7	29	I/O		Default: PA7 Alternate: TIMER16_CH0, TIMER2_CH1, CLA1OUT, TIMER7_MCH0, SPI0_MOSI, TIMER0_MCH0, CMP1_OUT, QSPI_IO2 ⁽³⁾ , HRTIMER_ST3CH1, TRIGSEL_IN5, UART4_TX, EXMC_A20, EVENTOUT Additional: ADC1_IN3, CMP1_IP, DAC1_OUT1
PC4	30	I/O	5VT	Default: PC4 Alternate: TIMER0_ETI, I2C1_SCL, USART0_TX, HPDF_CKIN2, QSPI_IO3 ⁽³⁾ , HRTIMER_FLT7, EXMC_NE0, EVENTOUT Additional: ADC1_IN4
PC5	31	I/O		Default: PC5 Alternate: TIMER14_BRKIN0, TIMER0_MCH3, USART0_RX, HPDF_DATAIN2, HRTIMER_EXEV9, EXMC_NE1, EVENTOUT Additional: ADC1_IN10, WKUP4
PB0	32	I/O		Default: PB0 Alternate: TIMER2_CH2, CLA1OUT, TIMER7_MCH1, HPDF_CKOUT, TIMER0_MCH1, HRTIMER_ST4CH0, QSPI_IO1 ⁽³⁾ , TRIGSEL_OUT3, HRTIMER_FLT4, EXMC_A1, EVENTOUT

GD32G553VxTx LQFP100				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Additional: ADC2_IN11, ADC0_IN12, CMP3_IP, CLAIN8
PB1	33	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER7_MCH2, HPDF_DATAIN1, TIMER0_MCH2, TIMER19_MCH0, CMP3_OUT, HRTIMER_ST4CH1, QSPI_IO0 ⁽³⁾ , TRIGSEL_OUT4, HRTIMER_SCOU, EXMC_A2, EVENTOUT Additional: ADC2_IN0, ADC0_IN11, CMP0_IP, CLAIN9
PB2	34	I/O		Default: PB2 Alternate: RTC_OUT1, LPTIMER_OUT, TIMER4_CH0, TIMER19_CH0, I2C2_SMBA, HPDF_CKIN1, HRTIMER_ST5CH0, QSPI_IO1 ⁽³⁾ , HRTIMER_SCIN, EXMC_A3, EVENTOUT Additional: ADC1_IN11, CMP3_IM, CLAIN10
VSSA	35	P	-	Default: VSSA
VREFP	36	P	-	Default: VREFP
VDDA	37	P	-	Default: VDDA
PE7	38	I/O		Default: PE7 Alternate: TIMER0_ETI, HPDF_DATAIN2, EXMC_D4, EVENTOUT Additional: ADC2_IN3, CMP3_IP
PE8	39	I/O	5VT	Default: PE8 Alternate: TIMER4_CH2, TIMER0_MCH0, HPDF_CKIN2, EXMC_D5, EVENTOUT Additional: ADC23_IN5, CMP3_IM
PE9	40	I/O	5VT	Default: PE9 Alternate: TIMER4_CH3, TIMER0_CH0, HPDF_CKOUT, SPI0_IO2, EXMC_D6, EVENTOUT Additional: ADC2_IN1, CMP7_IP
PE10	41	I/O	5VT	Default: PE10 Alternate: TIMER0_MCH1, HPDF_DATAIN4, SPI0_IO3, QSPI_SCK ⁽⁴⁾ , EXMC_D7, EVENTOUT Additional: ADC2_IN12, ADC3_IN13
PE11	42	I/O	5VT	Default: PE11 Alternate: TIMER0_CH1, HPDF_CKIN4, QSPI_CSN ⁽⁴⁾ , EXMC_D8, EVENTOUT Additional: ADC2_IN13, ADC3_IN14
PE12	43	I/O	5VT	Default: PE12 Alternate: TIMER0_MCH2, HPDF_DATAIN5, QSPI_IO0 ⁽⁴⁾ , EXMC_D9, EVENTOUT Additional: ADC2_IN14, ADC3_IN15
PE13	44	I/O	5VT	Default: PE13 Alternate: TIMER0_CH2, HPDF_CKIN5, QSPI_IO1 ⁽⁴⁾ , EXMC_D10, EVENTOUT

GD32G553VxTx LQFP100				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Additional: ADC2_IN2
PE14	45	I/O	5VT	Default: PE14 Alternate: TIMER0_CH3, TIMER0_BRKIN2, QSPI_IO2 ⁽⁴⁾ , EXMC_D11, EVENTOUT Additional: ADC3_IN0
PE15	46	I/O	5VT	Default: PE15 Alternate: TIMER0_BRKIN0, TIMER0_MCH3, USART2_RX, QSPI_IO3 ⁽⁴⁾ , EXMC_D12, EVENTOUT Additional: ADC3_IN1
PB10	47	I/O		Default: PB10 Alternate: TIMER1_CH2, HPDF_DATAIN0, HPDF_DATAIN7, USART2_TX, QSPI_SCK ⁽⁴⁾ , TIMER0_BRKIN0, HRTIMER_FLT2, TRIGSEL_OUT2, EXMC_A7, EVENTOUT Additional: CMP4_IM
VSS	48	P	-	Default: VSS
VDD	49	P	-	Default: VDD
PB11	50	I/O		Default: PB11 Alternate: TIMER1_CH3, HPDF_DATAIN3, HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EXMC_A8, EVENTOUT Additional: ADC01_IN13, CMP5_IP
PB12	51	I/O		Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK, CAN1_RX, HPDF_DATAIN1, HRTIMER_ST2CH0, EXMC_A9, EVENTOUT Additional: ADC3_IN2, ADC0_IN10, CMP6_IM
PB13	52	I/O		Default: PB13 Alternate: SPI1_SCK, TIMER0_MCH0, USART2_CTS, CAN1_TX, HPDF_CKIN1, HRTIMER_ST2CH1, EXMC_A10, EVENTOUT Additional: ADC2_IN4, CMP4_IP
PB14	53	I/O		Default: PB14 Alternate: TIMER14_CH0, SPI1_MISO, TIMER0_MCH1, USART2_RTS, USART2_DE, CMP3_OUT, HPDF_DATAIN2, HRTIMER_ST3CH0, TRIGSEL_OUT1, EXMC_A11, EVENTOUT Additional: ADC3_IN3, ADC0_IN4, CMP6_IP
PB15	54	I/O		Default: PB15 Alternate: RTC_REFIN, TIMER14_CH1, TIMER14_MCH0, CMP2_OUT, TIMER0_MCH2, SPI1_MOSI, HPDF_CKIN2, HRTIMER_ST3CH1, TRIGSEL_OUT5, EXMC_A12, EVENTOUT Additional: ADC3_IN4, ADC1_IN14, CMP5_IM

GD32G553VxTx LQFP100				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PD8	55	I/O		Default: PD8 Alternate: HPDF_CKIN3, USART2_TX, EXMC_D13, EVENTOUT Additional: ADC3_IN11, CMP7_IM
PD9	56	I/O		Default: PD9 Alternate: HPDF_DATAIN3, USART2_RX, EXMC_D14, EVENTOUT Additional: ADC3_IN12, CMP7_IM
PD10	57	I/O	5VT	Default: PD10 Alternate: HPDF_CKOUT, USART2_CK, EXMC_D15, EVENTOUT Additional: ADC23_IN6, CMP5_IM
PD11	58	I/O		Default: PD11 Alternate: TIMER4_ETI, I2C3_SMBA, USART2_CTS, EXMC_A16, EVENTOUT Additional: ADC23_IN7, CMP5_IP
PD12	59	I/O		Default: PD12 Alternate: TIMER3_CH0, USART2_RTS, USART2_DE, EXMC_A17, EVENTOUT Additional: ADC23_IN8, CMP4_IP
PD13	60	I/O	5VT	Default: PD13 Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT Additional: ADC23_IN9, CMP4_IM
PD14	61	I/O		Default: PD14 Alternate: TIMER3_CH2, SPI0_IO2, EXMC_D0, EVENTOUT Additional: ADC23_IN10, CMP6_IP
PD15	62	I/O	5VT	Default: PD15 Alternate: TIMER3_CH3, SPI0_IO3, SPI1_NSS, EXMC_D1, EVENTOUT Additional: CMP6_IM
VSS	63	P	-	Default: VSS
VDD	64	P	-	Default: VDD
PC6	65	I/O	5VT	Default: PC6 Alternate: HPDF_CKIN3, TIMER0_BRKIN1, CMP5_OUT, TIMER2_CH0, HRTIMER_EXEV9, TIMER7_CH0, I2C3_SCL, HRTIMER_ST5CH0, EXMC_NE2, EVENTOUT
PC7	66	I/O	5VT	Default: PC7 Alternate: HPDF_DATAIN3, TIMER2_CH1, HRTIMER_FLT4, TIMER7_CH1, CMP4_OUT, I2C3_SDA, HRTIMER_ST5CH1, EXMC_NE3, EVENTOUT
PC8	67	I/O	5VT	Default: PC8 Alternate: TIMER2_CH2, HRTIMER_ST4CH0,

GD32G553VxTx LQFP100				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				TIMER7_CH2, TIMER19_CH2, CMP6_OUT, I2C2_SCL, EXMC_NBL0, EVENTOUT
PC9	68	I/O	5VT	Default: PC9 Alternate: TIMER2_CH3, HRTIMER_ST4CH1, TIMER7_CH3, TIMER7_BRKIN2, I2C2_SDA, EXMC_NBL1, EVENTOUT
PA8	69	I/O	5VT	Default: PA8 Alternate: CK_OUT, I2C2_SCL, I2C1_SDA, TIMER0_CH0, USART0_CK, CMP6_OUT, TIMER3_ETI, CAN2_RX, SPI1_NSS, HRTIMER_ST0CH0, UART4_RX, EXMC_A21, EVENTOUT Additional: ADC3_IN16, NMI, CLAIN11
PA9	70	I/O	5VT	Default: PA9 Alternate: I2C2_SMBA, I2C1_SCL, TIMER0_CH1, USART0_TX, CMP4_OUT, TIMER14_BRKIN0, TIMER1_CH2, SPI1_SCK, HRTIMER_ST0CH1, TRIGSEL_IN13, EXMC_A22, EVENTOUT Additional: ADC3_IN17, CLAIN12
PA10	71	I/O	5VT	Default: PA10 Alternate: TIMER16_BRKIN0, CLA2OUT, I2C1_SMBA, SPI1_MISO, TIMER0_CH2, USART0_RX, CMP5_OUT, TIMER1_CH3, TIMER7_BRKIN0, HRTIMER_ST1CH0, TRIGSEL_IN12, EXMC_A23, EVENTOUT Additional: CLAIN13, LVD_IN
PA11	72	I/O	5VT	Default: PA11 Alternate: CLA3OUT, SPI1_MOSI, TIMER0_MCH0, USART0_CTS, CMP0_OUT, CAN0_RX, TIMER3_CH0, TIMER0_CH3, TIMER0_BRKIN2, HRTIMER_ST1CH1, TRIGSEL_IN13, EXMC_A24, EVENTOUT Additional: CLAIN14
PA12	73	I/O	5VT	Default: PA12 Alternate: TIMER15_CH0, TIMER0_MCH1, USART0_RTS, USART0_DE, CMP1_OUT, CAN0_TX, TIMER3_CH1, TIMER0_ETI, HRTIMER_FLT0, TRIGSEL_IN12, EXMC_A25, EVENTOUT Additional: CLAIN15
VSS	74	P	-	Default: VSS
VDD	75	P	-	Default: VDD
PA13	76	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: TIMER15_MCH0, TIMER0_BRKIN1, I2C3_SCL, I2C0_SCL, IFRP_OUT, TIMER7_BRKIN1, USART2_CTS, CMP7_OUT, TIMER3_CH2, TRIGSEL_IN10, EXMC_A5, EVENTOUT
PA14	77	I/O	5VT	Default: JTCK, SWCLK, PA14

GD32G553VxTx LQFP100				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: LPTIMER_OUT, I2C3_SMBA, I2C0_SDA, TIMER7_CH1, TIMER0_BRKIN0, USART1_TX, CMP7_OUT, TRIGSEL_IN11, EVENTOUT
PA15	78	I/O	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER7_CH0, CLA3OUT, I2C0_SCL, SPI0_NSS, SPI2_NSS, USART1_RX, UART3_RTS, UART3_DE, TIMER0_BRKIN0, CAN2_TX, TRIGSEL_OUT0, HRTIMER_FLT1, TIMER1_ETI, EVENTOUT Additional: CLAIN0
PC10	79	I/O	5VT	Default: PC10 Alternate: HPDF_CKIN5, TIMER7_MCH0, UART3_TX, SPI2_SCK, USART2_TX, HRTIMER_FLT5, EXMC_D0, EVENTOUT
PC11	80	I/O	5VT	Default: PC11 Alternate: HPDF_DATAIN5, HRTIMER_EXEV1, TIMER7_MCH1, UART3_RX, SPI2_MISO, USART2_RX, I2C2_SDA, EXMC_D1, EVENTOUT
PC12	81	I/O	5VT	Default: PC12 Alternate: TIMER4_CH1, HRTIMER_EXEV0, TIMER7_MCH2, UART4_TX, SPI2_MOSI, USART2_CK, EXMC_A0, EVENTOUT
PD0	82	I/O	5VT	Default: PD0 Alternate: HPDF_CKIN6, TIMER7_MCH3, CAN0_RX, EXMC_D2, TRIGSEL_IN3, EVENTOUT
PD1	83	I/O	5VT	Default: PD1 Alternate: HPDF_DATAIN6, TIMER7_CH3, TIMER7_BRKIN2, CAN0_TX, EXMC_D3, TRIGSEL_IN6, QSPI_DQS ⁽⁵⁾ , EVENTOUT
PD2	84	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, TIMER7_BRKIN0, UART4_RX, QSPI_SCK ⁽⁵⁾ , EVENTOUT
PD3	85	I/O	5VT	Default: PD3 Alternate: TIMER1_CH0, TIMER1_ETI, HPDF_CKOUT, USART1_CTS, QSPI_CSN ⁽⁵⁾ , EXMC_CLK, EVENTOUT
PD4	86	I/O	5VT	Default: PD4 Alternate: TIMER1_CH1, USART1_RTS, USART1_DE, QSPI_IO0 ⁽⁵⁾ , EXMC_NOE, EVENTOUT
PD5	87	I/O	5VT	Default: PD5 Alternate: USART1_TX, QSPI_IO1, EXMC_NWE, EVENTOUT
PD6	88	I/O	5VT	Default: PD6 Alternate: TIMER1_CH3, HPDF_CKIN4, HPDF_DATAIN1, USART1_RX, QSPI_IO2 ⁽⁵⁾ , EXMC_NWAIT, EVENTOUT

GD32G553VxTx LQFP100				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PD7	89	I/O	5VT	Default: PD7 Alternate: TIMER1_CH2, HPDF_DATAIN4, HPDF_CKIN1, USART1_CK, QSPI_IO3 ⁽⁵⁾ , EXMC_NE0, EVENTOUT
PB3	90	I/O	5VT	Default: JTDO, PB3 Alternate: TIMER1_CH1, TIMER3_ETI, CLA0OUT, TIMER7_MCH0, SPI0_SCK, SPI2_SCK, USART1_TX, HRTIMER_ST5CH1, TIMER2_ETI, CAN2_RX, HRTIMER_SCOU, HRTIMER_EXEV8, TRIGSEL_OUT7, EVENTOUT Additional: CLAIN1
PB4	91	I/O	5VT	Default: NJTRST, PB4 Alternate: TIMER15_CH0, TIMER2_CH0, CLA1OUT, TIMER7_MCH1, SPI0_MISO, SPI2_MISO, USART1_RX, UART4_RTS, UART4_DE, TIMER16_BRKIN0, CAN2_TX, HRTIMER_EXEV6, TRIGSEL_OUT6, EVENTOUT Additional: CLAIN2
PB5	92	I/O	5VT	Default: PB5 Alternate: HPDF_CKIN0, TIMER15_BRKIN0, TIMER2_CH1, TIMER7_MCH2, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, USART1_CK, I2C2_SDA, CAN1_RX, TIMER16_CH0, LPTIMER_IN0, CLA2OUT, HRTIMER_EXEV5, UART4_CTS, EVENTOUT Additional: CLAIN3
PB6	93	I/O	5VT	Default: PB6 Alternate: HPDF_DATAIN5, TIMER15_MCH0, TIMER3_CH0, I2C0_SCL, TIMER7_CH0, TIMER7_ETI, USART0_TX, CMP3_OUT, CAN1_TX, TIMER7_BRKIN2, LPTIMER_ETI0, HRTIMER_SCIN, HRTIMER_EXEV3, EXMC_A4, EVENTOUT Additional: CLAIN4
PB7	94	I/O	5VT	Default: PB7 Alternate: HPDF_CKIN5, TIMER16_MCH0, TIMER3_CH1, I2C3_SDA, I2C0_SDA, TIMER7_BRKIN0, USART0_RX, CMP2_OUT, TIMER2_CH3, LPTIMER_IN1, EXMC_NL/EXMC_NADV, HRTIMER_EXEV2, UART3_CTS, QSPI_DQS ⁽³⁾⁽⁴⁾⁽⁶⁾ , HRTIMER_ST5CH1, EVENTOUT Additional: CLAIN5
PB8/BOOT0	95	I/O	5VT	Default: BOOT0, PB8 Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7, I2C0_SCL, CLA3OUT, USART2_RX, CMP0_OUT, CAN0_RX, TIMER7_CH1, TIMER0_BRKIN0, HRTIMER_EXEV7, EVENTOUT

GD32G553VxTx LQFP100				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Additional: CLAIN6
PB9	96	I/O	5VT	Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, IFRP_OUT, USART2_TX, CMP1_OUT, CAN0_TX, TIMER7_CH2, TIMER0_MCH2, HRTIMER_EXEV4, EXMC_A6, EVENTOUT Additional: CLAIN7
PE0	97	I/O	5VT	Default: PE0 Alternate: TIMER3_ETI, TIMER19_MCH3, TIMER15_CH0, TIMER19_ETI, USART0_TX, HRTIMER_ST6CH0, EXMC_NBL0, EVENTOUT
PE1	98	I/O	5VT	Default: PE1 Alternate: TIMER16_CH0, TIMER19_CH3, USART0_RX, HRTIMER_ST6CH1, EXMC_NBL1, EVENTOUT
VSS	99	P	-	Default: VSS
VDD	100	P	-	Default: VDD

(1) Type: I = input, O = output, P = power.

(2) I/O Level: 5VT = 5 V tolerant.

- (3) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (4) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (7) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.

2.6.3. GD32G553MxY7TR WLCSP81 pin definitions

Table 2-5. GD32G553MxY7TR WLCSP81 pin definitions

GD32G553MxY7TR WLCSP81				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
VDD	A1	P	-	Default: VDD
VSS	B1	P	-	Default: VSS
PA12	C1	I/O	5VT	Default: PA12 Alternate: TIMER15_CH0, TIMER0_MCH1, USART0_RTS, USART0_DE, CMP1_OUT, CAN0_TX, TIMER3_CH1, TIMER0_ETI, HRTIMER_FLT0, TRIGSEL_IN12, EXMC_A25, EVENTOUT Additional: CLAIN15
PA8	D1	I/O	5VT	Default: PA8 Alternate: CK_OUT, I2C2_SCL, I2C1_SDA, TIMER0_CH0, USART0_CK, CMP6_OUT, TIMER3_ETI, CAN2_RX, SPI1_NSS, HRTIMER_ST0CH0, UART4_RX, EXMC_A21, EVENTOUT Additional: ADC3_IN16, NMI, CLAIN11
VDD	E1	P	-	Default: VDD
VSS	F1	P	-	Default: VSS
PD8	G1	I/O		Default: PD8 Alternate: HPDF_CKIN3, USART2_TX, EXMC_D13, EVENTOUT Additional: ADC3_IN11, CMP7_IM
PB13	H1	I/O		Default: PB13 Alternate: SPI1_SCK, TIMER0_MCH0, USART2_CTS, CAN1_TX, HPDF_CKIN1, HRTIMER_ST2CH1, EXMC_A10, EVENTOUT Additional: ADC2_IN4, CMP4_IP
VDD	J1	P	-	Default: VDD
PA15	A2	I/O	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER7_CH0, CLA3OUT, I2C0_SCL, SPI0_NSS, SPI2_NSS, USART1_RX, UART3_RTS, UART3_DE, TIMER0_BRKIN0, CAN2_TX, TRIGSEL_OUT0, HRTIMER_FLT1, TIMER1_ETI, EVENTOUT Additional: CLAIN0
PA13	B2	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: TIMER15_MCH0, TIMER0_BRKIN1, I2C3_SCL, I2C0_SCL, IFRP_OUT, TIMER7_BRKIN1, USART2_CTS, CMP7_OUT, TIMER3_CH2, TRIGSEL_IN10, EXMC_A5, EVENTOUT
PA11	C2	I/O	5VT	Default: PA11 Alternate: CLA3OUT, SPI1_MOSI, TIMER0_MCH0, USART0_CTS, CMP0_OUT, CAN0_RX, TIMER3_CH0,

GD32G553MxY7TR WLCSP81				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				TIMER0_CH3, TIMER0_BRKIN2, HRTIMER_ST1CH1, TRIGSEL_IN13, EXMC_A24, EVENTOUT Additional: CLAIN14
PC9	D2	I/O	5VT	Default: PC9 Alternate: TIMER2_CH3, HRTIMER_ST4CH1, TIMER7_CH3, TIMER7_BRKIN2, I2C2_SDA, EXMC_NBL1, EVENTOUT
PD11	E2	I/O		Default: PD11 Alternate: TIMER4_ETI, I2C3_SMBA, USART2_CTS, EXMC_A16, EVENTOUT Additional: ADC23_IN7, CMP5_IP
PD10	F2	I/O	5VT	Default: PD10 Alternate: HPDF_CKOUT, USART2_CK, EXMC_D15, EVENTOUT Additional: ADC23_IN6, CMP5_IM
PB14	G2	I/O		Default: PB14 Alternate: TIMER14_CH0, SPI1_MISO, TIMER0_MCH1, USART2_RTS, USART2_DE, CMP3_OUT, HPDF_DATAIN2, HRTIMER_ST3CH0, TRIGSEL_OUT1, EXMC_A11, EVENTOUT Additional: ADC3_IN3, ADC0_IN4, CMP6_IP
PB11	H2	I/O		Default: PB11 Alternate: TIMER1_CH3, HPDF_DATAIN3, HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EXMC_A8, EVENTOUT Additional: ADC01_IN13, CMP5_IP
VSS	J2	P	-	Default: VSS
PC12	A3	I/O	5VT	Default: PC12 Alternate: TIMER4_CH1, HRTIMER_EXEV0, TIMER7_MCH2, UART4_TX, SPI2_MOSI, USART2_CK, EXMC_A0, EVENTOUT
PC10	B3	I/O	5VT	Default: PC10 Alternate: HPDF_CKIN5, TIMER7_MCH0, UART3_TX, SPI2_SCK, USART2_TX, HRTIMER_FLT5, EXMC_D0, EVENTOUT
PA14	C3	I/O	5VT	Default: JTCK, SWCLK, PA14 Alternate: LPTIMER_OUT, I2C3_SMBA, I2C0_SDA, TIMER7_CH1, TIMER0_BRKIN0, USART1_TX, CMP7_OUT, TRIGSEL_IN11, EVENTOUT
PA10	D3	I/O	5VT	Default: PA10 Alternate: TIMER16_BRKIN0, CLA2OUT, I2C1_SMBA, SPI1_MISO, TIMER0_CH2, USART0_RX, CMP5_OUT, TIMER1_CH3, TIMER7_BRKIN0, HRTIMER_ST1CH0, TRIGSEL_IN12, EXMC_A23, EVENTOUT Additional: CLAIN13, LVD_IN

GD32G553MxY7TR WLCSP81				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PC6	E3	I/O	5VT	Default: PC6 Alternate: HPDF_CKIN3, TIMER0_BRKIN1, CMP5_OUT, TIMER2_CH0, HRTIMER_EXEV9, TIMER7_CH0, I2C3_SCL, HRTIMER_ST5CH0, EXMC_NE2, EVENTOUT
PD9	F3	I/O		Default: PD9 Alternate: HPDF_DATAIN3, USART2_RX, EXMC_D14, EVENTOUT Additional: ADC3_IN12, CMP7_IM
PB12	G3	I/O		Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK, CAN1_RX, HPDF_DATAIN1, HRTIMER_ST2CH0, EXMC_A9, EVENTOUT Additional: ADC3_IN2, ADC0_IN10, CMP6_IM
PB10	H3	I/O		Default: PB10 Alternate: TIMER1_CH2, HPDF_DATAIN0, HPDF_DATAIN7, USART2_TX, QSPI_SCK ⁽⁴⁾ , TIMER0_BRKIN0, HRTIMER_FLT2, TRIGSEL_OUT2, EXMC_A7, EVENTOUT Additional: CMP4_IM
PE14	J3	I/O	5VT	Default: PE14 Alternate: TIMER0_CH3, TIMER0_BRKIN2, QSPI_IO2 ⁽⁴⁾ , EXMC_D11, EVENTOUT Additional: ADC3_IN0
PD1	A4	I/O	5VT	Default: PD1 Alternate: HPDF_DATAIN6, TIMER7_CH3, TIMER7_BRKIN2, CAN0_TX, EXMC_D3, TRIGSEL_IN6, QSPI_DQS ⁽⁵⁾ , EVENTOUT
PD0	B4	I/O	5VT	Default: PD0 Alternate: HPDF_CKIN6, TIMER7_MCH3, CAN0_RX, EXMC_D2, TRIGSEL_IN3, EVENTOUT
PC11	C4	I/O	5VT	Default: PC11 Alternate: HPDF_DATAIN5, HRTIMER_EXEV1, TIMER7_MCH1, UART3_RX, SPI2_MISO, USART2_RX, I2C2_SDA, EXMC_D1, EVENTOUT
PA9	D4	I/O	5VT	Default: PA9 Alternate: I2C2_SMBA, I2C1_SCL, TIMER0_CH1, USART0_TX, CMP4_OUT, TIMER14_BRKIN0, TIMER1_CH2, SPI1_SCK, HRTIMER_ST0CH1, TRIGSEL_IN13, EXMC_A22, EVENTOUT Additional: ADC3_IN17, CLAIN12
PB15	E4	I/O		Default: PB15 Alternate: RTC_REFIN, TIMER14_CH1, TIMER14_MCH0, CMP2_OUT, TIMER0_MCH2, SPI1_MOSI, HPDF_CKIN2, HRTIMER_ST3CH1,

GD32G553MxY7TR WLCSP81				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				TRIGSEL_OUT5, EXMC_A12, EVENTOUT Additional: ADC3_IN4, ADC1_IN14, CMP5_IM
PE15	F4	I/O	5VT	Default: PE15 Alternate: TIMER0_BRKIN0, TIMER0_MCH3, USART2_RX, QSPI_IO3 ⁽⁴⁾ , EXMC_D12, EVENTOUT Additional: ADC3_IN1
PE13	G4	I/O	5VT	Default: PE13 Alternate: TIMER0_CH2, HPDF_CKIN5, QSPI_IO1 ⁽⁴⁾ , EXMC_D10, EVENTOUT Additional: ADC2_IN2
PE11	H4	I/O	5VT	Default: PE11 Alternate: TIMER0_CH1, HPDF_CKIN4, QSPI_CSN ⁽⁴⁾ , EXMC_D8, EVENTOUT Additional: ADC2_IN13, ADC3_IN14
PE10	J4	I/O	5VT	Default: PE10 Alternate: TIMER0_MCH1, HPDF_DATAIN4, SPI0_IO3, QSPI_SCK ⁽⁴⁾ , EXMC_D7, EVENTOUT Additional: ADC2_IN12, ADC3_IN13
PB3	A5	I/O	5VT	Default: JTDO, PB3 Alternate: TIMER1_CH1, TIMER3_ETI, CLA0OUT, TIMER7_MCH0, SPI0_SCK, SPI2_SCK, USART1_TX, HRTIMER_ST5CH1, TIMER2_ETI, CAN2_RX, HRTIMER_SCOUT, HRTIMER_EXEV8, TRIGSEL_OUT7, EVENTOUT Additional: CLAIN1
PD2	B5	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, TIMER7_BRKIN0, UART4_RX, QSPI_SCK ⁽⁵⁾ , EVENTOUT
PC8	C5	I/O	5VT	Default: PC8 Alternate: TIMER2_CH2, HRTIMER_ST4CH0, TIMER7_CH2, TIMER19_CH2, CMP6_OUT, I2C2_SCL, EXMC_NBL0, EVENTOUT
PC7	D5	I/O	5VT	Default: PC7 Alternate: HPDF_DATAIN3, TIMER2_CH1, HRTIMER_FLT4, TIMER7_CH1, CMP4_OUT, I2C3_SDA, HRTIMER_ST5CH1, EXMC_NE3, EVENTOUT
PE12	E5	I/O	5VT	Default: PE12 Alternate: TIMER0_MCH2, HPDF_DATAIN5, QSPI_IO0 ⁽⁴⁾ , EXMC_D9, EVENTOUT Additional: ADC2_IN14, ADC3_IN15
PE9	F5	I/O	5VT	Default: PE9 Alternate: TIMER4_CH3, TIMER0_CH0, HPDF_CKOUT, SPI0_IO2, EXMC_D6, EVENTOUT Additional: ADC2_IN1, CMP7_IP

GD32G553MxY7TR WLCSP81				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PE8	G5	I/O	5VT	Default: PE8 Alternate: TIMER4_CH2, TIMER0_MCH0, HPDF_CKIN2, EXMC_D5, EVENTOUT Additional: ADC23_IN5, CMP3_IM
PE7	H5	I/O		Default: PE7 Alternate: TIMER0_ETI, HPDF_DATAIN2, EXMC_D4, EVENTOUT Additional: ADC2_IN3, CMP3_IP
VDDA	J5	P	-	Default: VDDA
PB5	A6	I/O	5VT	Default: PB5 Alternate: HPDF_CKIN0, TIMER15_BRKIN0, TIMER2_CH1, TIMER7_MCH2, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, USART1_CK, I2C2_SDA, CAN1_RX, TIMER16_CH0, LPTIMER_IN0, CLA2OUT, HRTIMER_EXEV5, UART4_CTS, EVENTOUT Additional: CLAIN3
PB6	B6	I/O	5VT	Default: PB6 Alternate: HPDF_DATAIN5, TIMER15_MCH0, TIMER3_CH0, I2C0_SCL, TIMER7_CH0, TIMER7_ETI, USART0_TX, CMP3_OUT, CAN1_TX, TIMER7_BRKIN2, LPTIMER_ETI0, HRTIMER_SCIN, HRTIMER_EXEV3, EXMC_A4, EVENTOUT Additional: CLAIN4
PB4	C6	I/O	5VT	Default: NJTRST, PB4 Alternate: TIMER15_CH0, TIMER2_CH0, CLA1OUT, TIMER7_MCH1, SPI0_MISO, SPI2_MISO, USART1_RX, UART4_RTS, UART4_DE, TIMER16_BRKIN0, CAN2_TX, HRTIMER_EXEV6, TRIGSEL_OUT6, EVENTOUT Additional: CLAIN2
PA4	D6	I/O		Default: PA4 Alternate: TIMER2_CH1, SPI0_NSS, SPI2_NSS, USART1_CK, HRTIMER_ST2CH0, EXMC_A17, EVENTOUT Additional: ADC1_IN15, DAC0_OUT0, CMP0_IM
PC4	E6	I/O	5VT	Default: PC4 Alternate: TIMER0_ETI, I2C1_SCL, USART0_TX, HPDF_CKIN2, QSPI_IO3 ⁽³⁾ , HRTIMER_FLT7, EXMC_NE0, EVENTOUT Additional: ADC1_IN4
PB0	F6	I/O		Default: PB0 Alternate: TIMER2_CH2, CLA1OUT, TIMER7_MCH1, HPDF_CKOUT, TIMER0_MCH1, HRTIMER_ST4CH0, QSPI_IO1 ⁽³⁾ , TRIGSEL_OUT3, HRTIMER_FLT4, EXMC_A1, EVENTOUT Additional: ADC2_IN11, ADC0_IN12, CMP3_IP,

GD32G553MxY7TR WLCSP81				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				CLAIN8
PB1	G6	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER7_MCH2, HPDF_DATAIN1, TIMER0_MCH2, TIMER19_MCH0, CMP3_OUT, HRTIMER_ST4CH1, QSPI_IO0 ⁽³⁾ , TRIGSEL_OUT4, HRTIMER_SCOU, EXMC_A2, EVENTOUT Additional: ADC2_IN0, ADC0_IN11, CMP0_IP, CLAIN9
VSSA	H6	P	-	Default: VSSA
VREFP	J6	P	-	Default: VREFP
PB9	A7	I/O	5VT	Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, IFRP_OUT, USART2_TX, CMP1_OUT, CAN0_TX, TIMER7_CH2, TIMER0_MCH2, HRTIMER_EXEV4, EXMC_A6, EVENTOUT Additional: CLAIN7
PB8/BOOT0	B7	I/O	5VT	Default: BOOT0, PB8 Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7, I2C0_SCL, CLA3OUT, USART2_RX, CMP0_OUT, CAN0_RX, TIMER7_CH1, TIMER0_BRKIN0, HRTIMER_EXEV7, EVENTOUT Additional: CLAIN6
PB7	C7	I/O	5VT	Default: PB7 Alternate: HPDF_CKIN5, TIMER16_MCH0, TIMER3_CH1, I2C3_SDA, I2C0_SDA, TIMER7_BRKIN0, USART0_RX, CMP2_OUT, TIMER2_CH3, LPTIMER_IN1, EXMC_NL/EXMC_NADV, HRTIMER_EXEV2, UART3_CTS, QSPI_DQS ⁽³⁾⁽⁴⁾⁽⁶⁾ , HRTIMER_ST5CH1, EVENTOUT Additional: CLAIN5
PA0	D7	I/O		Default: PA0 Alternate: TIMER1_CH0, TIMER4_CH0, UART3_TX, USART1_CTS, CMP0_OUT, TIMER7_BRKIN0, TIMER7_ETI, HRTIMER_ST6CH0, TRIGSEL_IN0, TIMER1_ETI, EXMC_A13, EVENTOUT Additional: ADC01_IN0, RTC_TAMP1, CMP0_IM, CMP2_IP, WKUP0, CLAIN18
PA1	E7	I/O		Default: PA1 Alternate: RTC_REFIN, TIMER1_CH1, TIMER4_CH1, UART3_RX, USART1_RTS, USART1_DE, TIMER14_MCH0, HRTIMER_ST6CH1, TRIGSEL_IN1, EXMC_A14, EVENTOUT Additional: ADC01_IN1, CMP0_IP, CLAIN19

GD32G553MxY7TR WLCSP81				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA5	F7	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_SCK, USART2_TX, HRTIMER_ST2CH1, EXMC_A18, EVENTOUT Additional: ADC1_IN12, DAC0_OUT1, CMP1_IM
PA6	G7	I/O		Default: PA6 Alternate: TIMER15_CH0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, USART2_RX, TIMER0_BRKIN0, CMP0_OUT, QSPI_IO3 ⁽³⁾ , HRTIMER_ST3CH0, CK_HPDAUDIO, EXMC_A19, EVENTOUT Additional: ADC1_IN2, DAC1_OUT0
PC5	H7	I/O		Default: PC5 Alternate: TIMER14_BRKIN0, TIMER0_MCH3, USART0_RX, HPDF_DATAIN2, HRTIMER_EXEV9, EXMC_NE1, EVENTOUT Additional: ADC1_IN10, WKUP4
PB2	J7	I/O		Default: PB2 Alternate: RTC_OUT1, LPTIMER_OUT, TIMER4_CH0, TIMER19_CH0, I2C2_SMBA, HPDF_CKIN1, HRTIMER_ST5CH0, QSPI_IO1 ⁽³⁾ , HRTIMER_SCIN, EXMC_A3, EVENTOUT Additional: ADC1_IN11, CMP3_IM, CLAIN10
VSS	A8	P	-	Default: VSS
PC13	B8	I/O	5VT	Default: PC13 Alternate: TIMER0_BRKIN0, TIMER0_MCH0, TIMER7_MCH3, EVENTOUT Additional: WKUP1, RTC_TAMP0, RTC_TS, RTC_OUT0
PC1	C8	I/O		Default: PC1 Alternate: LPTIMER_OUT, TIMER0_CH1, HPDF_CKIN4, HPDF_DATAIN0, QSPI_IO0 ⁽⁶⁾ , TRIGSEL_IN9, EXMC_NOE, EVENTOUT Additional: ADC01_IN6, CMP2_IP
NRST-PG10	D8	I/O	5VT	Default: NRST Alternate: CK_OUT, EVENTOUT Additional: PG10 ⁽⁷⁾
PC0	E8	I/O	5VT	Default: PC0 Alternate: LPTIMER_IN0, TIMER0_CH0, HPDF_CKIN0, HPDF_DATAIN4, TRIGSEL_IN8, EXMC_CLK, EVENTOUT Additional: ADC01_IN5, CMP2_IM
PC2	F8	I/O	5VT	Default: PC2 Alternate: HPDF_CKOUT, LPTIMER_IN1, TIMER0_CH2, CMP2_OUT, TIMER19_CH1,

GD32G553MxY7TR WLCSP81				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				HPDF_CKIN1, QSPI_IO1 ⁽⁶⁾ , TRIGSEL_IN2, EXMC_NWE, EVENTOUT Additional: ADC01_IN7, CMP7_IP
PA2	G8	I/O	5VT	Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, CLA0OUT, USART1_TX, CMP1_OUT, TIMER14_CH0, QSPI_CSN ⁽³⁾⁽⁶⁾ , HRTIMER_ST7CH0, TRIGSEL_IN7, CK_HPDAUDIO, EXMC_A15, EVENTOUT Additional: ADC0_IN2, CMP1_IM, WKUP3, LSCCK_OUT
PA3	H8	I/O		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, USART1_RX, TIMER14_CH1, QSPI_SCK ⁽³⁾ , HRTIMER_ST7CH1, TRIGSEL_IN4, EXMC_A16, EVENTOUT Additional: ADC0_IN3, CMP1_IP
PA7	J8	I/O		Default: PA7 Alternate: TIMER16_CH0, TIMER2_CH1, CLA1OUT, TIMER7_MCH0, SPI0_MOSI, TIMER0_MCH0, CMP1_OUT, QSPI_IO2 ⁽³⁾ , HRTIMER_ST3CH1, TRIGSEL_IN5, UART4_TX, EXMC_A20, EVENTOUT Additional: ADC1_IN3, CMP1_IP, DAC1_OUT1
VDD	A9	P	-	Default: VDD
VBAT	B9	P	-	Default: VBAT
PC14-OSC32IN	C9	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN
PC15-OSC32OUT	D9	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT
OSCIN-PF0	E9	I/O	5VT	Default: OSCIN, PF0 Alternate: I2C1_SDA, SPI1_NSS, TIMER0_MCH2, EVENTOUT Additional: ADC0_IN9, OSCIN, CLAIN16
OSCOUT-PF1	F9	I/O	5VT	Default: OSCOUT, PF1 Alternate: TIMER19_BRKIN1, SPI1_SCK, EVENTOUT Additional: ADC1_IN9, CMP2_IM, OSCOUT, CLAIN17
PC3	G9	I/O		Default: PC3 Alternate: LPTIMER_ETI0, TIMER0_CH3, TIMER0_BRKIN2, HPDF_DATAIN1, QSPI_IO2 ⁽⁶⁾ , HRTIMER_FLT6, EXMC_NWAIT, EVENTOUT Additional: ADC01_IN8
VSS	H9	P	-	Default: VSS
VDD	J9	P	-	Default: VDD

(1) Type: I = input, O = output, P = power.

- (2) I/O Level: 5VT = 5 V tolerant.
- (3) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (4) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (7) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.

2.6.4. GD32G553MxTx LQFP80 pin definitions

Table 2-6. GD32G553MxTx LQFP80 pin definitions

GD32G553MxTx LQFP80				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
VBAT	1	P	-	Default: VBAT
PC13	2	I/O	5VT	Default: PC13 Alternate: TIMER0_BRKIN0, TIMER0_MCH0, TIMER7_MCH3, EVENTOUT Additional: WKUP1, RTC_TAMP0, RTC_TS, RTC_OUT0
PC14-OSC32IN	3	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN
PC15-OSC32OUT	4	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT
OSCIN-PF0	5	I/O	5VT	Default: OSCIN, PF0 Alternate: I2C1_SDA, SPI1_NSS, TIMER0_MCH2, EVENTOUT Additional: ADC0_IN9, OSCIN, CLAIN16
OSCOUT-PF1	6	I/O	5VT	Default: OSCOUT, PF1 Alternate: TIMER19_BRKIN1, SPI1_SCK, EVENTOUT Additional: ADC1_IN9, CMP2_IM, OSCOUT, CLAIN17
NRST-PG10	7	I/O	5VT	Default: NRST Alternate: CK_OUT, EVENTOUT Additional: PG10 ⁽⁷⁾
PC0	8	I/O	5VT	Default: PC0 Alternate: LPTIMER_IN0, TIMER0_CH0, HPDF_CKIN0, HPDF_DATAIN4, TRIGSEL_IN8, EXMC_CLK, EVENTOUT Additional: ADC01_IN5, CMP2_IM
PC1	9	I/O		Default: PC1 Alternate: LPTIMER_OUT, TIMER0_CH1, HPDF_CKIN4, HPDF_DATAIN0, QSPI_IO0 ⁽⁶⁾ , TRIGSEL_IN9, EXMC_NOE, EVENTOUT Additional: ADC01_IN6, CMP2_IP
PC2	10	I/O	5VT	Default: PC2 Alternate: HPDF_CKOUT, LPTIMER_IN1, TIMER0_CH2, CMP2_OUT, TIMER19_CH1, HPDF_CKIN1, QSPI_IO1 ⁽⁶⁾ , TRIGSEL_IN2, EXMC_NWE, EVENTOUT Additional: ADC01_IN7, CMP7_IP
PC3	11	I/O		Default: PC3 Alternate: LPTIMER_ETI0, TIMER0_CH3, TIMER0_BRKIN2, HPDF_DATAIN1, QSPI_IO2 ⁽⁶⁾ , HRTIMER_FLT6, EXMC_NWAIT, EVENTOUT

GD32G553MxTx LQFP80				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Additional: ADC01_IN8
PA0	12	I/O		Default: PA0 Alternate: TIMER1_CH0, TIMER4_CH0, UART3_TX, USART1_CTS, CMP0_OUT, TIMER7_BRKIN0, TIMER7_ETI, HRTIMER_ST6CH0, TRIGSEL_IN0, TIMER1_ETI, EXMC_A13, EVENTOUT Additional: ADC01_IN0, RTC_TAMP1, CMP0_IM, CMP2_IP, WKUP0, CLAIN18
PA1	13	I/O		Default: PA1 Alternate: RTC_REFIN, TIMER1_CH1, TIMER4_CH1, UART3_RX, USART1_RTS, USART1_DE, TIMER14_MCH0, HRTIMER_ST6CH1, TRIGSEL_IN1, EXMC_A14, EVENTOUT Additional: ADC01_IN1, CMP0_IP, CLAIN19
PA2	14	I/O	5VT	Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, CLA0OUT, USART1_TX, CMP1_OUT, TIMER14_CH0, QSPI_CSN ⁽³⁾⁽⁶⁾ , HRTIMER_ST7CH0, TRIGSEL_IN7, CK_HPDAUDIO, EXMC_A15, EVENTOUT Additional: ADC0_IN2, CMP1_IM, WKUP3, LSCK_OUT
VSS	15	P	-	Default: VSS
VDD	16	P	-	Default: VDD
PA3	17	I/O		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, USART1_RX, TIMER14_CH1, QSPI_SCK ⁽³⁾ , HRTIMER_ST7CH1, TRIGSEL_IN4, EXMC_A16, EVENTOUT Additional: ADC0_IN3, CMP1_IP
PA4	18	I/O		Default: PA4 Alternate: TIMER2_CH1, SPI0_NSS, SPI2_NSS, USART1_CK, HRTIMER_ST2CH0, EXMC_A17, EVENTOUT Additional: ADC1_IN15, DAC0_OUT0, CMP0_IM
PA5	19	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_SCK, USART2_TX, HRTIMER_ST2CH1, EXMC_A18, EVENTOUT Additional: ADC1_IN12, DAC0_OUT1, CMP1_IM
PA6	20	I/O		Default: PA6 Alternate: TIMER15_CH0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, USART2_RX, TIMER0_BRKIN0, CMP0_OUT, QSPI_IO3 ⁽³⁾ , HRTIMER_ST3CH0, CK_HPDAUDIO, EXMC_A19, EVENTOUT Additional: ADC1_IN2, DAC1_OUT0
PA7	21	I/O		Default: PA7

GD32G553MxTx LQFP80				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: TIMER16_CH0, TIMER2_CH1, CLA1OUT, TIMER7_MCH0, SPI0_MOSI, TIMER0_MCH0, CMP1_OUT, QSPI_IO2 ⁽³⁾ , HRTIMER_ST3CH1, TRIGSEL_IN5, UART4_TX, EXMC_A20, EVENTOUT Additional: ADC1_IN3, CMP1_IP, DAC1_OUT1
PC4	22	I/O	5VT	Default: PC4 Alternate: TIMER0_ETI, I2C1_SCL, USART0_TX, HPDF_CKIN2, QSPI_IO3 ⁽³⁾ , HRTIMER_FLT7, EXMC_NE0, EVENTOUT Additional: ADC1_IN4
PC5	23	I/O		Default: PC5 Alternate: TIMER14_BRKIN0, TIMER0_MCH3, USART0_RX, HPDF_DATAIN2, HRTIMER_EXEV9, EXMC_NE1, EVENTOUT Additional: ADC1_IN10, WKUP4
PB0	24	I/O		Default: PB0 Alternate: TIMER2_CH2, CLA1OUT, TIMER7_MCH1, HPDF_CKOUT, TIMER0_MCH1, HRTIMER_ST4CH0, QSPI_IO1 ⁽³⁾ , TRIGSEL_OUT3, HRTIMER_FLT4, EXMC_A1, EVENTOUT Additional: ADC2_IN11, ADC0_IN12, CMP3_IP, CLAIN8
PB1	25	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER7_MCH2, HPDF_DATAIN1, TIMER0_MCH2, TIMER19_MCH0, CMP3_OUT, HRTIMER_ST4CH1, QSPI_IO0 ⁽³⁾ , TRIGSEL_OUT4, HRTIMER_SCOU, EXMC_A2, EVENTOUT Additional: ADC2_IN0, ADC0_IN11, CMP0_IP, CLAIN9
PB2	26	I/O		Default: PB2 Alternate: RTC_OUT1, LPTIMER_OUT, TIMER4_CH0, TIMER19_CH0, I2C2_SMBA, HPDF_CKIN1, HRTIMER_ST5CH0, QSPI_IO1 ⁽³⁾ , HRTIMER_SCIN, EXMC_A3, EVENTOUT Additional: ADC1_IN11, CMP3_IP, CLAIN10
VSSA	27	P	-	Default: VSSA
VREFP	28	P	-	Default: VREFP
VDDA	29	P	-	Default: VDDA
PE7	30	I/O		Default: PE7 Alternate: TIMER0_ETI, HPDF_DATAIN2, EXMC_D4, EVENTOUT Additional: ADC2_IN3, CMP3_IP
PE8	31	I/O	5VT	Default: PE8 Alternate: TIMER4_CH2, TIMER0_MCH0, HPDF_CKIN2, EXMC_D5, EVENTOUT

GD32G553MxTx LQFP80				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Additional: ADC23_IN5, CMP3_IM
PE9	32	I/O	5VT	Default: PE9 Alternate: TIMER4_CH3, TIMER0_CH0, HPDF_CKOUT, SPI0_IO2, EXMC_D6, EVENTOUT Additional: ADC2_IN1, CMP7_IP
PE10	33	I/O	5VT	Default: PE10 Alternate: TIMER0_MCH1, HPDF_DATAIN4, SPI0_IO3, QSPI_SCK ⁽⁴⁾ , EXMC_D7, EVENTOUT Additional: ADC2_IN12, ADC3_IN13
PE11	34	I/O	5VT	Default: PE11 Alternate: TIMER0_CH1, HPDF_CKIN4, QSPI_CSN ⁽⁴⁾ , EXMC_D8, EVENTOUT Additional: ADC2_IN13, ADC3_IN14
PE12	35	I/O	5VT	Default: PE12 Alternate: TIMER0_MCH2, HPDF_DATAIN5, QSPI_IO0 ⁽⁴⁾ , EXMC_D9, EVENTOUT Additional: ADC2_IN14, ADC3_IN15
PE13	36	I/O	5VT	Default: PE13 Alternate: TIMER0_CH2, HPDF_CKIN5, QSPI_IO1 ⁽⁴⁾ , EXMC_D10, EVENTOUT Additional: ADC2_IN2
PE14	37	I/O	5VT	Default: PE14 Alternate: TIMER0_CH3, TIMER0_BRKIN2, QSPI_IO2 ⁽⁴⁾ , EXMC_D11, EVENTOUT Additional: ADC3_IN0
PE15	38	I/O	5VT	Default: PE15 Alternate: TIMER0_BRKIN0, TIMER0_MCH3, USART2_RX, QSPI_IO3 ⁽⁴⁾ , EXMC_D12, EVENTOUT Additional: ADC3_IN1
PB10	39	I/O		Default: PB10 Alternate: TIMER1_CH2, HPDF_DATAIN0, HPDF_DATAIN7, USART2_TX, QSPI_SCK ⁽⁴⁾ , TIMER0_BRKIN0, HRTIMER_FLT2, TRIGSEL_OUT2, EXMC_A7, EVENTOUT Additional: CMP4_IM
VSS	40	P	-	Default: VSS
VDD	41	P	-	Default: VDD
PB11	42	I/O		Default: PB11 Alternate: TIMER1_CH3, HPDF_DATAIN3, HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EXMC_A8, EVENTOUT Additional: ADC01_IN13, CMP5_IP
PB12	43	I/O		Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK, CAN1_RX,

GD32G553MxTx LQFP80				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				HPDF_DATAIN1, HRTIMER_ST2CH0, EXMC_A9, EVENTOUT Additional: ADC3_IN2, ADC0_IN10, CMP6_IM
PB13	44	I/O		Default: PB13 Alternate: SPI1_SCK, TIMER0_MCH0, USART2_CTS, CAN1_TX, HPDF_CKIN1, HRTIMER_ST2CH1, EXMC_A10, EVENTOUT Additional: ADC2_IN4, CMP4_IP
PB14	45	I/O		Default: PB14 Alternate: TIMER14_CH0, SPI1_MISO, TIMER0_MCH1, USART2_RTS, USART2_DE, CMP3_OUT, HPDF_DATAIN2, HRTIMER_ST3CH0, TRIGSEL_OUT1, EXMC_A11, EVENTOUT Additional: ADC3_IN3, ADC0_IN4, CMP6_IP
PB15	46	I/O		Default: PB15 Alternate: RTC_REFIN, TIMER14_CH1, TIMER14_MCH0, CMP2_OUT, TIMER0_MCH2, SPI1_MOSI, HPDF_CKIN2, HRTIMER_ST3CH1, TRIGSEL_OUT5, EXMC_A12, EVENTOUT Additional: ADC3_IN4, ADC1_IN14, CMP5_IM
PD8	47	I/O		Default: PD8 Alternate: HPDF_CKIN3, USART2_TX, EXMC_D13, EVENTOUT Additional: ADC3_IN11, CMP7_IM
PD9	48	I/O		Default: PD9 Alternate: HPDF_DATAIN3, USART2_RX, EXMC_D14, EVENTOUT Additional: ADC3_IN12, CMP7_IM
PD10	49	I/O	5VT	Default: PD10 Alternate: HPDF_CKOUT, USART2_CK, EXMC_D15, EVENTOUT Additional: ADC23_IN6, CMP5_IM
VSS	50	P	-	Default: VSS
VDD	51	P	-	Default: VDD
PC6	52	I/O	5VT	Default: PC6 Alternate: HPDF_CKIN3, TIMER0_BRKIN1, CMP5_OUT, TIMER2_CH0, HRTIMER_EXEV9, TIMER7_CH0, I2C3_SCL, HRTIMER_ST5CH0, EXMC_NE2, EVENTOUT
PC7	53	I/O	5VT	Default: PC7 Alternate: HPDF_DATAIN3, TIMER2_CH1, HRTIMER_FLT4, TIMER7_CH1, CMP4_OUT, I2C3_SDA, HRTIMER_ST5CH1, EXMC_NE3, EVENTOUT
PC8	54	I/O	5VT	Default: PC8

GD32G553MxTx LQFP80				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: TIMER2_CH2, HRTIMER_ST4CH0, TIMER7_CH2, TIMER19_CH2, CMP6_OUT, I2C2_SCL, EXMC_NBL0, EVENTOUT
PC9	55	I/O	5VT	Default: PC9 Alternate: TIMER2_CH3, HRTIMER_ST4CH1, TIMER7_CH3, TIMER7_BRKIN2, I2C2_SDA, EXMC_NBL1, EVENTOUT
PA8	56	I/O	5VT	Default: PA8 Alternate: CK_OUT, I2C2_SCL, I2C1_SDA, TIMER0_CH0, USART0_CK, CMP6_OUT, TIMER3_ETI, CAN2_RX, SPI1_NSS, HRTIMER_ST0CH0, UART4_RX, EXMC_A21, EVENTOUT Additional: ADC3_IN16, NMI, CLAIN11
PA9	57	I/O	5VT	Default: PA9 Alternate: I2C2_SMBA, I2C1_SCL, TIMER0_CH1, USART0_TX, CMP4_OUT, TIMER14_BRKIN0, TIMER1_CH2, SPI1_SCK, HRTIMER_ST0CH1, TRIGSEL_IN13, EXMC_A22, EVENTOUT Additional: ADC3_IN17, CLAIN12
PA10	58	I/O	5VT	Default: PA10 Alternate: TIMER16_BRKIN0, CLA2OUT, I2C1_SMBA, SPI1_MISO, TIMER0_CH2, USART0_RX, CMP5_OUT, TIMER1_CH3, TIMER7_BRKIN0, HRTIMER_ST1CH0, TRIGSEL_IN12, EXMC_A23, EVENTOUT Additional: CLAIN13, LVD_IN
PA11	59	I/O	5VT	Default: PA11 Alternate: CLA3OUT, SPI1_MOSI, TIMER0_MCH0, USART0_CTS, CMP0_OUT, CAN0_RX, TIMER3_CH0, TIMER0_CH3, TIMER0_BRKIN2, HRTIMER_ST1CH1, TRIGSEL_IN13, EXMC_A24, EVENTOUT Additional: CLAIN14
PA12	60	I/O	5VT	Default: PA12 Alternate: TIMER15_CH0, TIMER0_MCH1, USART0_RTS, USART0_DE, CMP1_OUT, CAN0_TX, TIMER3_CH1, TIMER0_ETI, HRTIMER_FLT0, TRIGSEL_IN12, EXMC_A25, EVENTOUT Additional: CLAIN15
VSS	61	P	-	Default: VSS
VDD	62	P	-	Default: VDD
PA13	63	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: TIMER15_MCH0, TIMER0_BRKIN1, I2C3_SCL, I2C0_SCL, IFRP_OUT, TIMER7_BRKIN1, USART2_CTS, CMP7_OUT, TIMER3_CH2, TRIGSEL_IN10, EXMC_A5, EVENTOUT

GD32G553MxTx LQFP80				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA14	64	I/O	5VT	Default: JTCK, SWCLK, PA14 Alternate: LPTIMER_OUT, I2C3_SMBA, I2C0_SDA, TIMER7_CH1, TIMER0_BRKIN0, USART1_TX, CMP7_OUT, TRIGSEL_IN11, EVENTOUT
PA15	65	I/O	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER7_CH0, CLA3OUT, I2C0_SCL, SPI0_NSS, SPI2_NSS, USART1_RX, UART3_RTS, UART3_DE, TIMER0_BRKIN0, CAN2_TX, TRIGSEL_OUT0, HRTIMER_FLT1, TIMER1_ETI, EVENTOUT Additional: CLAIN0
PC10	66	I/O	5VT	Default: PC10 Alternate: HPDF_CKIN5, TIMER7_MCH0, UART3_TX, SPI2_SCK, USART2_TX, HRTIMER_FLT5, EXMC_D0, EVENTOUT
PC11	67	I/O	5VT	Default: PC11 Alternate: HPDF_DATAIN5, HRTIMER_EXEV1, TIMER7_MCH1, UART3_RX, SPI2_MISO, USART2_RX, I2C2_SDA, EXMC_D1, EVENTOUT
PC12	68	I/O	5VT	Default: PC12 Alternate: TIMER4_CH1, HRTIMER_EXEV0, TIMER7_MCH2, UART4_TX, SPI2_MOSI, USART2_CK, EXMC_A0, EVENTOUT
PD0	69	I/O	5VT	Default: PD0 Alternate: HPDF_CKIN6, TIMER7_MCH3, CAN0_RX, EXMC_D2, TRIGSEL_IN3, EVENTOUT
PD1	70	I/O	5VT	Default: PD1 Alternate: HPDF_DATAIN6, TIMER7_CH3, TIMER7_BRKIN2, CAN0_TX, EXMC_D3, TRIGSEL_IN6, QSPI_DQS ⁽⁵⁾ , EVENTOUT
PD2	71	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, TIMER7_BRKIN0, UART4_RX, QSPI_SCK ⁽⁵⁾ , EVENTOUT
PB3	72	I/O	5VT	Default: JTDO, PB3 Alternate: TIMER1_CH1, TIMER3_ETI, CLA0OUT, TIMER7_MCH0, SPI0_SCK, SPI2_SCK, USART1_TX, HRTIMER_ST5CH1, TIMER2_ETI, CAN2_RX, HRTIMER_SCOU, HRTIMER_EXEV8, TRIGSEL_OUT7, EVENTOUT Additional: CLAIN1
PB4	73	I/O	5VT	Default: NJTRST, PB4 Alternate: TIMER15_CH0, TIMER2_CH0, CLA1OUT, TIMER7_MCH1, SPI0_MISO, SPI2_MISO, USART1_RX, UART4_RTS, UART4_DE, TIMER16_BRKIN0, CAN2_TX, HRTIMER_EXEV6, TRIGSEL_OUT6, EVENTOUT

GD32G553MxTx LQFP80				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Additional: CLAIN2
PB5	74	I/O	5VT	Default: PB5 Alternate: HPDF_CKIN0, TIMER15_BRKIN0, TIMER2_CH1, TIMER7_MCH2, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, USART1_CK, I2C2_SDA, CAN1_RX, TIMER16_CH0, LPTIMER_IN0, CLA2OUT, HRTIMER_EXEV5, UART4_CTS, EVENTOUT Additional: CLAIN3
PB6	75	I/O	5VT	Default: PB6 Alternate: HPDF_DATAIN5, TIMER15_MCH0, TIMER3_CH0, I2C0_SCL, TIMER7_CH0, TIMER7_ETI, USART0_TX, CMP3_OUT, CAN1_TX, TIMER7_BRKIN2, LPTIMER_ETI0, HRTIMER_SCIN, HRTIMER_EXEV3, EXMC_A4, EVENTOUT Additional: CLAIN4
PB7	76	I/O	5VT	Default: PB7 Alternate: HPDF_CKIN5, TIMER16_MCH0, TIMER3_CH1, I2C3_SDA, I2C0_SDA, TIMER7_BRKIN0, USART0_RX, CMP2_OUT, TIMER2_CH3, LPTIMER_IN1, EXMC_NL/EXMC_NADV, HRTIMER_EXEV2, UART3_CTS, QSPI_DQS ⁽³⁾⁽⁴⁾⁽⁶⁾ , HRTIMER_ST5CH1, EVENTOUT Additional: CLAIN5
PB8/BOOT0	77	I/O	5VT	Default: BOOT0, PB8 Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7, I2C0_SCL, CLA3OUT, USART2_RX, CMP0_OUT, CAN0_RX, TIMER7_CH1, TIMER0_BRKIN0, HRTIMER_EXEV7, EVENTOUT Additional: CLAIN6
PB9	78	I/O	5VT	Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, IFRP_OUT, USART2_TX, CMP1_OUT, CAN0_TX, TIMER7_CH2, TIMER0_MCH2, HRTIMER_EXEV4, EXMC_A6, EVENTOUT Additional: CLAIN7
VSS	79	P	-	Default: VSS
VDD	80	P	-	Default: VDD

(1) Type: I = input, O = output, P = power.

(2) I/O Level: 5VT = 5 V tolerant.

(3) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.

- (4) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (7) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.

2.6.5. GD32G553RxTx LQFP64 pin definitions

Table 2-7. GD32G553RxTx LQFP64 pin definitions

GD32G553RxTx LQFP64				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
VBAT	1	P	-	Default: VBAT
PC13	2	I/O	5VT	Default: PC13 Alternate: TIMER0_BRKIN0, TIMER0_MCH0, TIMER7_MCH3, EVENTOUT Additional: WKUP1, RTC_TAMP0, RTC_TS, RTC_OUT0
PC14-OSC32IN	3	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN
PC15-OSC32OUT	4	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT
OSCIN-PF0	5	I/O	5VT	Default: OSCIN, PF0 Alternate: I2C1_SDA, SPI1_NSS, TIMER0_MCH2, EVENTOUT Additional: ADC0_IN9, OSCIN, CLAIN16
OSCOUT-PF1	6	I/O	5VT	Default: OSCOUT, PF1 Alternate: TIMER19_BRKIN1, SPI1_SCK, EVENTOUT Additional: ADC1_IN9, CMP2_IM, OSCOUT, CLAIN17
NRST-PG10	7	I/O	5VT	Default: NRST Alternate: CK_OUT, EVENTOUT Additional: PG10 ⁽⁷⁾
PC0	8	I/O	5VT	Default: PC0 Alternate: LPTIMER_IN0, TIMER0_CH0, HPDF_CKIN0, HPDF_DATAIN4, TRIGSEL_IN8, EVENTOUT Additional: ADC01_IN5, CMP2_IM
PC1	9	I/O		Default: PC1 Alternate: LPTIMER_OUT, TIMER0_CH1, HPDF_CKIN4, HPDF_DATAIN0, QSPI_IO0 ⁽⁶⁾ , TRIGSEL_IN9, EVENTOUT Additional: ADC01_IN6, CMP2_IP
PC2	10	I/O	5VT	Default: PC2 Alternate: HPDF_CKOUT, LPTIMER_IN1, TIMER0_CH2, CMP2_OUT, TIMER19_CH1, HPDF_CKIN1, QSPI_IO1 ⁽⁶⁾ , TRIGSEL_IN2, EVENTOUT Additional: ADC01_IN7
PC3	11	I/O		Default: PC3 Alternate: LPTIMER_ETI0, TIMER0_CH3, TIMER0_BRKIN2, HPDF_DATAIN1, QSPI_IO2 ⁽⁶⁾ , HRTIMER_FLT6, EVENTOUT Additional: ADC01_IN8

GD32G553RxxTx LQFP64				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA0	12	I/O		Default: PA0 Alternate: TIMER1_CH0, TIMER4_CH0, UART3_TX, USART1_CTS, CMP0_OUT, TIMER7_BRKIN0, TIMER7_ETI, HRTIMER_ST6CH0, TRIGSEL_IN0, TIMER1_ETI, EVENTOUT Additional: ADC01_IN0, RTC_TAMP1, CMP0_IM, CMP2_IP, WKUP0, CLAIN18
PA1	13	I/O		Default: PA1 Alternate: RTC_REFIN, TIMER1_CH1, TIMER4_CH1, UART3_RX, USART1_RTS, USART1_DE, TIMER14_MCH0, HRTIMER_ST6CH1, TRIGSEL_IN1, EVENTOUT Additional: ADC01_IN1, CMP0_IP, CLAIN19
PA2	14	I/O	5VT	Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, CLA0OUT, USART1_TX, CMP1_OUT, TIMER14_CH0, QSPI_CSN ⁽³⁾⁽⁶⁾ , HRTIMER_ST7CH0, TRIGSEL_IN7, CK_HPDAUDIO, EVENTOUT Additional: ADC0_IN2, CMP1_IM, WKUP3, LSCK_OUT
VSS	15	P	-	Default: VSS
VDD	16	P	-	Default: VDD
PA3	17	I/O		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, USART1_RX, TIMER14_CH1, QSPI_SCK ⁽³⁾ , HRTIMER_ST7CH1, TRIGSEL_IN4, EVENTOUT Additional: ADC0_IN3, CMP1_IP
PA4	18	I/O		Default: PA4 Alternate: TIMER2_CH1, SPI0_NSS, SPI2_NSS, USART1_CK, HRTIMER_ST2CH0, EVENTOUT Additional: ADC1_IN15, DAC0_OUT0, CMP0_IM
PA5	19	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_SCK, USART2_TX, HRTIMER_ST2CH1, EVENTOUT Additional: ADC1_IN12, DAC0_OUT1, CMP1_IM
PA6	20	I/O		Default: PA6 Alternate: TIMER15_CH0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, USART2_RX, TIMER0_BRKIN0, CMP0_OUT, QSPI_IO3 ⁽³⁾ , HRTIMER_ST3CH0, CK_HPDAUDIO, EVENTOUT Additional: ADC1_IN2, DAC1_OUT0
PA7	21	I/O		Default: PA7 Alternate: TIMER16_CH0, TIMER2_CH1, CLA1OUT, TIMER7_MCH0, SPI0_MOSI, TIMER0_MCH0, CMP1_OUT, QSPI_IO2 ⁽³⁾ , HRTIMER_ST3CH1, TRIGSEL_IN5, UART4_TX, EVENTOUT

GD32G553RxTx LQFP64				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Additional: ADC1_IN3, CMP1_IP, DAC1_OUT1
PC4	22	I/O	5VT	Default: PC4 Alternate: TIMER0_ETI, I2C1_SCL, USART0_TX, HPDF_CKIN2, QSPI_IO3 ⁽³⁾ , HRTIMER_FLT7, EVENTOUT Additional: ADC1_IN4
PC5	23	I/O		Default: PC5 Alternate: TIMER14_BRKIN0, TIMER0_MCH3, USART0_RX, HPDF_DATAIN2, HRTIMER_EXEV9, EVENTOUT Additional: ADC1_IN10, WKUP4
PB0	24	I/O		Default: PB0 Alternate: TIMER2_CH2, CLA1OUT, TIMER7_MCH1, HPDF_CKOUT, TIMER0_MCH1, HRTIMER_ST4CH0, QSPI_IO1 ⁽³⁾ , TRIGSEL_OUT3, HRTIMER_FLT4, EVENTOUT Additional: ADC2_IN11, ADC0_IN12, CMP3_IP, CLAIN8
PB1	25	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER7_MCH2, HPDF_DATAIN1, TIMER0_MCH2, TIMER19_MCH0, CMP3_OUT, HRTIMER_ST4CH1, QSPI_IO0 ⁽³⁾ , TRIGSEL_OUT4, HRTIMER_SCOU, EVENTOUT Additional: ADC2_IN0, ADC0_IN11, CMP0_IP, CLAIN9
PB2	26	I/O		Default: PB2 Alternate: RTC_OUT1, LPTIMER_OUT, TIMER4_CH0, TIMER19_CH0, I2C2_SMBA, HPDF_CKIN1, HRTIMER_ST5CH0, QSPI_IO1 ⁽³⁾ , HRTIMER_SCIN, EVENTOUT Additional: ADC1_IN11, CMP3_IM, CLAIN10
VSSA	27	P	-	Default: VSSA
VREFP	28	P	-	Default: VREFP
VDDA	29	P	-	Default: VDDA
PB10	30	I/O		Default: PB10 Alternate: TIMER1_CH2, HPDF_DATAIN0, HPDF_DATAIN7, USART2_TX, QSPI_SCK ⁽⁴⁾ , TIMER0_BRKIN0, HRTIMER_FLT2, TRIGSEL_OUT2, EVENTOUT Additional: CMP4_IM
VSS	31	P	-	Default: VSS
VDD	32	P	-	Default: VDD
PB11	33	I/O		Default: PB11 Alternate: TIMER1_CH3, HPDF_DATAIN3, HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EVENTOUT

GD32G553RxxTx LQFP64				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Additional: ADC01_IN13, CMP5_IP
PB12	34	I/O		Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK, CAN1_RX, HPDF_DATAIN1, HRTIMER_ST2CH0, EVENTOUT Additional: ADC3_IN2, ADC0_IN10, CMP6_IM
PB13	35	I/O		Default: PB13 Alternate: SPI1_SCK, TIMER0_MCH0, USART2_CTS, CAN1_TX, HPDF_CKIN1, HRTIMER_ST2CH1, EVENTOUT Additional: ADC2_IN4, CMP4_IP
PB14	36	I/O		Default: PB14 Alternate: TIMER14_CH0, SPI1_MISO, TIMER0_MCH1, USART2_RTS, USART2_DE, CMP3_OUT, HPDF_DATAIN2, HRTIMER_ST3CH0, TRIGSEL_OUT1, EVENTOUT Additional: ADC3_IN3, ADC0_IN4, CMP6_IP
PB15	37	I/O		Default: PB15 Alternate: RTC_REFIN, TIMER14_CH1, TIMER14_MCH0, CMP2_OUT, TIMER0_MCH2, SPI1_MOSI, HPDF_CKIN2, HRTIMER_ST3CH1, TRIGSEL_OUT5, EVENTOUT Additional: ADC3_IN4, ADC1_IN14, CMP5_IM
PC6	38	I/O	5VT	Default: PC6 Alternate: HPDF_CKIN3, TIMER0_BRKIN1, CMP5_OUT, TIMER2_CH0, HRTIMER_EXEV9, TIMER7_CH0, I2C3_SCL, HRTIMER_ST5CH0, EVENTOUT
PC7	39	I/O	5VT	Default: PC7 Alternate: HPDF_DATAIN3, TIMER2_CH1, HRTIMER_FLT4, TIMER7_CH1, CMP4_OUT, I2C3_SDA, HRTIMER_ST5CH1, EVENTOUT
PC8	40	I/O	5VT	Default: PC8 Alternate: TIMER2_CH2, HRTIMER_ST4CH0, TIMER7_CH2, TIMER19_CH2, CMP6_OUT, I2C2_SCL, EVENTOUT
PC9	41	I/O	5VT	Default: PC9 Alternate: TIMER2_CH3, HRTIMER_ST4CH1, TIMER7_CH3, TIMER7_BRKIN2, I2C2_SDA, EVENTOUT
PA8	42	I/O	5VT	Default: PA8 Alternate: CK_OUT, I2C2_SCL, I2C1_SDA, TIMER0_CH0, USART0_CK, CMP6_OUT, TIMER3_ETI, CAN2_RX, SPI1_NSS, HRTIMER_ST0CH0, UART4_RX, EVENTOUT Additional: ADC3_IN16, NMI, CLAIN11

GD32G553RxTx LQFP64				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA9	43	I/O	5VT	Default: PA9 Alternate: I2C2_SMBA, I2C1_SCL, TIMER0_CH1, USART0_TX, CMP4_OUT, TIMER14_BRKIN0, TIMER1_CH2, SPI1_SCK, HRTIMER_ST0CH1, TRIGSEL_IN13, EVENTOUT Additional: ADC3_IN17, CLAIN12
PA10	44	I/O	5VT	Default: PA10 Alternate: TIMER16_BRKIN0, CLA2OUT, I2C1_SMBA, SPI1_MISO, TIMER0_CH2, USART0_RX, CMP5_OUT, TIMER1_CH3, TIMER7_BRKIN0, HRTIMER_ST1CH0, TRIGSEL_IN12, EVENTOUT Additional: CLAIN13, LVD_IN
PA11	45	I/O	5VT	Default: PA11 Alternate: CLA3OUT, SPI1_MOSI, TIMER0_MCH0, USART0_CTS, CMP0_OUT, CAN0_RX, TIMER3_CH0, TIMER0_CH3, TIMER0_BRKIN2, HRTIMER_ST1CH1, TRIGSEL_IN13, EVENTOUT Additional: CLAIN14
PA12	46	I/O	5VT	Default: PA12 Alternate: TIMER15_CH0, TIMER0_MCH1, USART0_RTS, USART0_DE, CMP1_OUT, CAN0_TX, TIMER3_CH1, TIMER0_ETI, HRTIMER_FLT0, TRIGSEL_IN12, EVENTOUT Additional: CLAIN15
VSS	47	P	-	Default: VSS
VDD	48	P	-	Default: VDD
PA13	49	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: TIMER15_MCH0, TIMER0_BRKIN1, I2C3_SCL, I2C0_SCL, IFRP_OUT, TIMER7_BRKIN1, USART2_CTS, TIMER3_CH2, TRIGSEL_IN10, EVENTOUT
PA14	50	I/O	5VT	Default: JTCK, SWCLK, PA14 Alternate: LPTIMER_OUT, I2C3_SMBA, I2C0_SDA, TIMER7_CH1, TIMER0_BRKIN0, USART1_TX, TRIGSEL_IN11, EVENTOUT
PA15	51	I/O	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER7_CH0, CLA3OUT, I2C0_SCL, SPI0_NSS, SPI2_NSS, USART1_RX, UART3_RTS, UART3_DE, TIMER0_BRKIN0, CAN2_TX, TRIGSEL_OUT0, HRTIMER_FLT1, TIMER1_ETI, EVENTOUT Additional: CLAIN0
PC10	52	I/O	5VT	Default: PC10 Alternate: HPDF_CKIN5, TIMER7_MCH0, UART3_TX, SPI2_SCK, USART2_TX, HRTIMER_FLT5,

GD32G553Rxx LQFP64				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				EVENTOUT
PC11	53	I/O	5VT	Default: PC11 Alternate: HPDF_DATAIN5, HRTIMER_EXEV1, TIMER7_MCH1, UART3_RX, SPI2_MISO, USART2_RX, I2C2_SDA, EVENTOUT
PC12	54	I/O	5VT	Default: PC12 Alternate: TIMER4_CH1, HRTIMER_EXEV0, TIMER7_MCH2, UART4_TX, SPI2_MOSI, USART2_CK, EVENTOUT
PD2	55	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, TIMER7_BRKIN0, UART4_RX, QSPI_SCK ⁽⁵⁾ , EVENTOUT
PB3	56	I/O	5VT	Default: JTDO, PB3 Alternate: TIMER1_CH1, TIMER3_ETI, CLA0OUT, TIMER7_MCH0, SPI0_SCK, SPI2_SCK, USART1_TX, HRTIMER_ST5CH1, TIMER2_ETI, CAN2_RX, HRTIMER_SCOUT, HRTIMER_EXEV8, TRIGSEL_OUT7, EVENTOUT Additional: CLAIN1
PB4	57	I/O	5VT	Default: NJTRST, PB4 Alternate: TIMER15_CH0, TIMER2_CH0, CLA1OUT, TIMER7_MCH1, SPI0_MISO, SPI2_MISO, USART1_RX, UART4_RTS, UART4_DE, TIMER16_BRKIN0, CAN2_TX, HRTIMER_EXEV6, TRIGSEL_OUT6, EVENTOUT Additional: CLAIN2
PB5	58	I/O	5VT	Default: PB5 Alternate: HPDF_CKIN0, TIMER15_BRKIN0, TIMER2_CH1, TIMER7_MCH2, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, USART1_CK, I2C2_SDA, CAN1_RX, TIMER16_CH0, LPTIMER_IN0, CLA2OUT, HRTIMER_EXEV5, UART4_CTS, EVENTOUT Additional: CLAIN3
PB6	59	I/O	5VT	Default: PB6 Alternate: HPDF_DATAIN5, TIMER15_MCH0, TIMER3_CH0, I2C0_SCL, TIMER7_CH0, TIMER7_ETI, USART0_TX, CMP3_OUT, CAN1_TX, TIMER7_BRKIN2, LPTIMER_ETI0, HRTIMER_SCIN, HRTIMER_EXEV3, EVENTOUT Additional: CLAIN4
PB7	60	I/O	5VT	Default: PB7 Alternate: HPDF_CKIN5, TIMER16_MCH0, TIMER3_CH1, I2C3_SDA, I2C0_SDA, TIMER7_BRKIN0, USART0_RX, CMP2_OUT, TIMER2_CH3, LPTIMER_IN1, HRTIMER_EXEV2, UART3_CTS, QSPI_DQS ⁽³⁾⁽⁴⁾⁽⁶⁾ , HRTIMER_ST5CH1,

GD32G553RxTx LQFP64				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				EVENTOUT Additional: CLAIN5
PB8/BOOT0	61	I/O	5VT	Default: BOOT0, PB8 Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7, I2C0_SCL, CLA3OUT, USART2_RX, CMP0_OUT, CAN0_RX, TIMER7_CH1, TIMER0_BRKIN0, HRTIMER_EXEV7, EVENTOUT Additional: CLAIN6
PB9	62	I/O	5VT	Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, IFRP_OUT, USART2_TX, CMP1_OUT, CAN0_TX, TIMER7_CH2, TIMER0_MCH2, HRTIMER_EXEV4, EVENTOUT Additional: CLAIN7
VSS	63	P	-	Default: VSS
VDD	64	P	-	Default: VDD

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (4) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (7) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.

2.6.6. GD32G553CxTx LQFP48 pin definitions

Table 2-8. GD32G553CxTx LQFP48 pin definitions

GD32G553CxTx LQFP48				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
VBAT	1	P	-	Default: VBAT
PC13	2	I/O	5VT	Default: PC13 Alternate: TIMER0_BRKIN0, TIMER0_MCH0, TIMER7_MCH3, EVENTOUT Additional: WKUP1, RTC_TAMP0, RTC_TS, RTC_OUT0
PC14-OSC32IN	3	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN
PC15-OSC32OUT	4	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT
OSCIN-PF0	5	I/O	5VT	Default: OSCIN, PF0 Alternate: I2C1_SDA, SPI1_NSS, TIMER0_MCH2, EVENTOUT Additional: ADC0_IN9, OSCIN, CLAIN16
OSCOUT-PF1	6	I/O	5VT	Default: OSCOUT, PF1 Alternate: TIMER19_BRKIN1, SPI1_SCK, EVENTOUT Additional: ADC1_IN9, CMP2_IM, OSCOUT, CLAIN17
NRST-PG10	7	I/O	5VT	Default: NRST Alternate: CK_OUT, EVENTOUT Additional: PG10 ⁽⁷⁾
PA0	8	I/O		Default: PA0 Alternate: TIMER1_CH0, TIMER4_CH0, UART3_TX, USART1_CTS, CMP0_OUT, TIMER7_BRKIN0, TIMER7_ETI, HRTIMER_ST6CH0, TRIGSEL_IN0, TIMER1_ETI, EVENTOUT Additional: ADC01_IN0, RTC_TAMP1, CMP0_IM, CMP2_IP, WKUP0, CLAIN18
PA1	9	I/O		Default: PA1 Alternate: RTC_REFIN, TIMER1_CH1, TIMER4_CH1, UART3_RX, USART1_RTS, USART1_DE, TIMER14_MCH0, HRTIMER_ST6CH1, TRIGSEL_IN1, EVENTOUT Additional: ADC01_IN1, CMP0_IP, CLAIN19
PA2	10	I/O	5VT	Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, CLA0OUT, USART1_TX, CMP1_OUT, TIMER14_CH0, QSPI_CSN ⁽³⁾⁽⁶⁾ , HRTIMER_ST7CH0, TRIGSEL_IN7, CK_HPDAUDIO, EVENTOUT Additional: ADC0_IN2, CMP1_IM, WKUP3, LSCK_OUT

GD32G553CxTx LQFP48				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA3	11	I/O		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, USART1_RX, TIMER14_CH1, QSPI_SCK ⁽³⁾ , HRTIMER_ST7CH1, TRIGSEL_IN4, EVENTOUT Additional: ADC0_IN3, CMP1_IP
PA4	12	I/O		Default: PA4 Alternate: TIMER2_CH1, SPI0_NSS, SPI2_NSS, USART1_CK, HRTIMER_ST2CH0, EVENTOUT Additional: ADC1_IN15, DAC0_OUT0, CMP0_IM
PA5	13	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_SCK, USART2_TX, HRTIMER_ST2CH1, EVENTOUT Additional: ADC1_IN12, DAC0_OUT1, CMP1_IM
PA6	14	I/O		Default: PA6 Alternate: TIMER15_CH0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, USART2_RX, TIMER0_BRKIN0, CMP0_OUT, QSPI_IO3 ⁽³⁾ , HRTIMER_ST3CH0, CK_HPDAUDIO, EVENTOUT Additional: ADC1_IN2, DAC1_OUT0
PA7	15	I/O		Default: PA7 Alternate: TIMER16_CH0, TIMER2_CH1, CLA1OUT, TIMER7_MCH0, SPI0_MOSI, TIMER0_MCH0, CMP1_OUT, QSPI_IO2 ⁽³⁾ , HRTIMER_ST3CH1, TRIGSEL_IN5, UART4_TX, EVENTOUT Additional: ADC1_IN3, CMP1_IP, DAC1_OUT1
PB0	16	I/O		Default: PB0 Alternate: TIMER2_CH2, CLA1OUT, TIMER7_MCH1, HPDF_CKOUT, TIMER0_MCH1, HRTIMER_ST4CH0, QSPI_IO1 ⁽³⁾ , TRIGSEL_OUT3, HRTIMER_FLT4, EVENTOUT Additional: ADC2_IN11, ADC0_IN12, CMP3_IP, CLAIN8
PB1	17	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER7_MCH2, HPDF_DATAIN1, TIMER0_MCH2, TIMER19_MCH0, CMP3_OUT, HRTIMER_ST4CH1, QSPI_IO0 ⁽³⁾ , TRIGSEL_OUT4, HRTIMER_SCOU, EVENTOUT Additional: ADC2_IN0, ADC0_IN11, CMP0_IP, CLAIN9
PB2	18	I/O		Default: PB2 Alternate: RTC_OUT1, LPTIMER_OUT, TIMER4_CH0, TIMER19_CH0, I2C2_SMBA, HPDF_CKIN1, HRTIMER_ST5CH0, QSPI_IO1 ⁽³⁾ , HRTIMER_SCIN, EVENTOUT Additional: ADC1_IN11, CMP3_IP, CLAIN10
VSSA	19	P	-	Default: VSSA

GD32G553CxTx LQFP48				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
VREFP	20	P	-	Default: VREFP
VDDA	21	P	-	Default: VDDA
PB10	22	I/O		Default: PB10 Alternate: TIMER1_CH2, HPDF_DATAIN0, HPDF_DATAIN7, USART2_TX, QSPI_SCK ⁽⁴⁾ , TIMER0_BRKIN0, HRTIMER_FLT2, TRIGSEL_OUT2, EVENTOUT Additional: CMP4_IM
VSS	23	P	-	Default: VSS
VDD	24	P	-	Default: VDD
PB11	25	I/O		Default: PB11 Alternate: TIMER1_CH3, HPDF_DATAIN3, HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EVENTOUT Additional: ADC01_IN13, CMP5_IP
PB12	26	I/O		Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK, CAN1_RX, HPDF_DATAIN1, HRTIMER_ST2CH0, EVENTOUT Additional: ADC3_IN2, ADC0_IN10, CMP6_IM
PB13	27	I/O		Default: PB13 Alternate: SPI1_SCK, TIMER0_MCH0, USART2_CTS, CAN1_TX, HPDF_CKIN1, HRTIMER_ST2CH1, EVENTOUT Additional: ADC2_IN4, CMP4_IP
PB14	28	I/O		Default: PB14 Alternate: TIMER14_CH0, SPI1_MISO, TIMER0_MCH1, USART2_RTS, USART2_DE, CMP3_OUT, HPDF_DATAIN2, HRTIMER_ST3CH0, TRIGSEL_OUT1, EVENTOUT Additional: ADC3_IN3, ADC0_IN4, CMP6_IP
PB15	29	I/O		Default: PB15 Alternate: RTC_REFIN, TIMER14_CH1, TIMER14_MCH0, CMP2_OUT, TIMER0_MCH2, SPI1_MOSI, HPDF_CKIN2, HRTIMER_ST3CH1, TRIGSEL_OUT5, EVENTOUT Additional: ADC3_IN4, ADC1_IN14, CMP5_IM
PA8	30	I/O	5VT	Default: PA8 Alternate: CK_OUT, I2C2_SCL, I2C1_SDA, TIMER0_CH0, USART0_CK, CMP6_OUT, TIMER3_ETI, CAN2_RX, SPI1_NSS, HRTIMER_ST0CH0, UART4_RX, EVENTOUT Additional: ADC3_IN16, NMI, CLAIN11
PA9	31	I/O	5VT	Default: PA9 Alternate: I2C2_SMBA, I2C1_SCL, TIMER0_CH1,

GD32G553CxTx LQFP48				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				USART0_TX, CMP4_OUT, TIMER14_BRKIN0, TIMER1_CH2, SPI1_SCK, HRTIMER_ST0CH1, TRIGSEL_IN13, EVENTOUT Additional: ADC3_IN17, CLAIN12
PA10	32	I/O	5VT	Default: PA10 Alternate: TIMER16_BRKIN0, CLA2OUT, I2C1_SMBA, SPI1_MISO, TIMER0_CH2, USART0_RX, CMP5_OUT, TIMER1_CH3, TIMER7_BRKIN0, HRTIMER_ST1CH0, TRIGSEL_IN12, EVENTOUT Additional: CLAIN13, LVD_IN
PA11	33	I/O	5VT	Default: PA11 Alternate: CLA3OUT, SPI1_MOSI, TIMER0_MCH0, USART0_CTS, CMP0_OUT, CAN0_RX, TIMER3_CH0, TIMER0_CH3, TIMER0_BRKIN2, HRTIMER_ST1CH1, TRIGSEL_IN13, EVENTOUT Additional: CLAIN14
PA12	34	I/O	5VT	Default: PA12 Alternate: TIMER15_CH0, TIMER0_MCH1, USART0_RTS, USART0_DE, CMP1_OUT, CAN0_TX, TIMER3_CH1, TIMER0_ETI, HRTIMER_FLT0, TRIGSEL_IN12, EVENTOUT Additional: CLAIN15
VSS	35	P	-	Default: VSS
VDD	36	P	-	Default: VDD
PA13	37	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: TIMER15_MCH0, TIMER0_BRKIN1, I2C3_SCL, I2C0_SCL, IFRP_OUT, TIMER7_BRKIN1, USART2_CTS, TIMER3_CH2, TRIGSEL_IN10, EVENTOUT
PA14	38	I/O	5VT	Default: JTCK, SWCLK, PA14 Alternate: LPTIMER_OUT, I2C3_SMBA, I2C0_SDA, TIMER7_CH1, TIMER0_BRKIN0, USART1_TX, TRIGSEL_IN11, EVENTOUT
PA15	39	I/O	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER7_CH0, CLA3OUT, I2C0_SCL, SPI0_NSS, SPI2_NSS, USART1_RX, UART3_RTS, UART3_DE, TIMER0_BRKIN0, CAN2_TX, TRIGSEL_OUT0, HRTIMER_FLT1, TIMER1_ETI, EVENTOUT Additional: CLAIN0
PB3	40	I/O	5VT	Default: JTDO, PB3 Alternate: TIMER1_CH1, TIMER3_ETI, CLA0OUT, TIMER7_MCH0, SPI0_SCK, SPI2_SCK, USART1_TX, HRTIMER_ST5CH1, TIMER2_ETI, CAN2_RX, HRTIMER_SCOU, HRTIMER_EXEV8,

GD32G553CxTx LQFP48				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				TRIGSEL_OUT7, EVENTOUT Additional: CLAIN1
PB4	41	I/O	5VT	Default: NJTRST, PB4 Alternate: TIMER15_CH0, TIMER2_CH0, CLA1OUT, TIMER7_MCH1, SPI0_MISO, SPI2_MISO, USART1_RX, UART4_RTS, UART4_DE, TIMER16_BRKIN0, CAN2_TX, HRTIMER_EXEV6, TRIGSEL_OUT6, EVENTOUT Additional: CLAIN2
PB5	42	I/O	5VT	Default: PB5 Alternate: HPDF_CKIN0, TIMER15_BRKIN0, TIMER2_CH1, TIMER7_MCH2, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, USART1_CK, I2C2_SDA, CAN1_RX, TIMER16_CH0, LPTIMER_IN0, CLA2OUT, HRTIMER_EXEV5, UART4_CTS, EVENTOUT Additional: CLAIN3
PB6	43	I/O	5VT	Default: PB6 Alternate: HPDF_DATAIN5, TIMER15_MCH0, TIMER3_CH0, I2C0_SCL, TIMER7_CH0, TIMER7_ETI, USART0_TX, CMP3_OUT, CAN1_TX, TIMER7_BRKIN2, LPTIMER_ETI0, HRTIMER_SCIN, HRTIMER_EXEV3, EVENTOUT Additional: CLAIN4
PB7	44	I/O	5VT	Default: PB7 Alternate: HPDF_CKIN5, TIMER16_MCH0, TIMER3_CH1, I2C3_SDA, I2C0_SDA, TIMER7_BRKIN0, USART0_RX, CMP2_OUT, TIMER2_CH3, LPTIMER_IN1, HRTIMER_EXEV2, UART3_CTS, QSPI_DQS ⁽³⁾⁽⁴⁾⁽⁶⁾ , HRTIMER_ST5CH1, EVENTOUT Additional: CLAIN5
PB8/BOOT0	45	I/O	5VT	Default: BOOT0, PB8 Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7, I2C0_SCL, CLA3OUT, USART2_RX, CMP0_OUT, CAN0_RX, TIMER7_CH1, TIMER0_BRKIN0, HRTIMER_EXEV7, EVENTOUT Additional: CLAIN6
PB9	46	I/O	5VT	Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, IFRP_OUT, USART2_TX, CMP1_OUT, CAN0_TX, TIMER7_CH2, TIMER0_MCH2, HRTIMER_EXEV4, EVENTOUT Additional: CLAIN7
VSS	47	P	-	Default: VSS

GD32G553CxTx LQFP48				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
VDD	48	P	-	Default: VDD

(1) Type: I = input, O = output, P = power.

(2) I/O Level: 5VT = 5 V tolerant.

(3) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.

(4) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.

(5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.

(6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.

(7) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.

2.6.7. GD32G553CxUx QFN48 pin definitions

Table 2-9. GD32G553CxUx QFN48 pin definitions

GD32G553CxUx QFN48				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
VBAT	1	P	-	Default: VBAT
PC13	2	I/O	5VT	Default: PC13 Alternate: TIMER0_BRKIN0, TIMER0_MCH0, TIMER7_MCH3, EVENTOUT Additional: WKUP1, RTC_TAMP0, RTC_TS, RTC_OUT0
PC14-OSC32IN	3	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN
PC15-OSC32OUT	4	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT
OSCIN-PF0	5	I/O	5VT	Default: OSCIN, PF0 Alternate: I2C1_SDA, SPI1_NSS, TIMER0_MCH2, EVENTOUT Additional: ADC0_IN9, OSCIN, CLAIN16
OSCOUT-PF1	6	I/O	5VT	Default: OSCOUT, PF1 Alternate: TIMER19_BRKIN1, SPI1_SCK, EVENTOUT Additional: ADC1_IN9, CMP2_IM, OSCOUT, CLAIN17
NRST-PG10	7	I/O	5VT	Default: NRST Alternate: CK_OUT, EVENTOUT Additional: PG10 ⁽⁷⁾
PA0	8	I/O		Default: PA0 Alternate: TIMER1_CH0, TIMER4_CH0, UART3_TX, USART1_CTS, CMP0_OUT, TIMER7_BRKIN0, TIMER7_ETI, HRTIMER_ST6CH0, TRIGSEL_IN0, TIMER1_ETI, EVENTOUT Additional: ADC01_IN0, RTC_TAMP1, CMP0_IM, CMP2_IP, WKUP0, CLAIN18
PA1	9	I/O		Default: PA1 Alternate: RTC_REFIN, TIMER1_CH1, TIMER4_CH1, UART3_RX, USART1_RTS, USART1_DE, TIMER14_MCH0, HRTIMER_ST6CH1, TRIGSEL_IN1, EVENTOUT Additional: ADC01_IN1, CMP0_IP, CLAIN19
PA2	10	I/O	5VT	Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, CLA0OUT, USART1_TX, CMP1_OUT, TIMER14_CH0, QSPI_CSN ⁽³⁾⁽⁶⁾ , HRTIMER_ST7CH0, TRIGSEL_IN7, CK_HPDAUDIO, EVENTOUT Additional: ADC0_IN2, CMP1_IM, WKUP3, LSCK_OUT

GD32G553CxUx QFN48				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA3	11	I/O		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, USART1_RX, TIMER14_CH1, QSPI_SCK ⁽³⁾ , HRTIMER_ST7CH1, TRIGSEL_IN4, EVENTOUT Additional: ADC0_IN3, CMP1_IP
PA4	12	I/O		Default: PA4 Alternate: TIMER2_CH1, SPI0_NSS, SPI2_NSS, USART1_CK, HRTIMER_ST2CH0, EVENTOUT Additional: ADC1_IN15, DAC0_OUT0, CMP0_IM
PA5	13	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_SCK, USART2_TX, HRTIMER_ST2CH1, EVENTOUT Additional: ADC1_IN12, DAC0_OUT1, CMP1_IM
PA6	14	I/O		Default: PA6 Alternate: TIMER15_CH0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, USART2_RX, TIMER0_BRKIN0, CMP0_OUT, QSPI_IO3 ⁽³⁾ , HRTIMER_ST3CH0, CK_HPDAUDIO, EVENTOUT Additional: ADC1_IN2, DAC1_OUT0
PA7	15	I/O		Default: PA7 Alternate: TIMER16_CH0, TIMER2_CH1, CLA1OUT, TIMER7_MCH0, SPI0_MOSI, TIMER0_MCH0, CMP1_OUT, QSPI_IO2 ⁽³⁾ , HRTIMER_ST3CH1, TRIGSEL_IN5, UART4_TX, EVENTOUT Additional: ADC1_IN3, CMP1_IP, DAC1_OUT1
PC4	16	I/O	5VT	Default: PC4 Alternate: TIMER0_ETI, I2C1_SCL, USART0_TX, HPDF_CKIN2, QSPI_IO3 ⁽³⁾ , HRTIMER_FLT7, EVENTOUT Additional: ADC1_IN4
PB0	17	I/O		Default: PB0 Alternate: TIMER2_CH2, CLA1OUT, TIMER7_MCH1, HPDF_CKOUT, TIMER0_MCH1, HRTIMER_ST4CH0, QSPI_IO1 ⁽³⁾ , TRIGSEL_OUT3, HRTIMER_FLT4, EVENTOUT Additional: ADC2_IN11, ADC0_IN12, CMP3_IP, CLAIN8
PB1	18	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER7_MCH2, HPDF_DATAIN1, TIMER0_MCH2, TIMER19_MCH0, CMP3_OUT, HRTIMER_ST4CH1, QSPI_IO0 ⁽³⁾ , TRIGSEL_OUT4, HRTIMER_SCOU, EVENTOUT Additional: ADC2_IN0, ADC0_IN11, CMP0_IP, CLAIN9
PB2	19	I/O		Default: PB2 Alternate: RTC_OUT1, LPTIMER_OUT, TIMER4_CH0, TIMER19_CH0, I2C2_SMBA, HPDF_CKIN1,

GD32G553CxUx QFN48				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				HRTIMER_ST5CH0, QSPI_IO1 ⁽³⁾ , HRTIMER_SCIN, EVENTOUT Additional: ADC1_IN11, CMP3_IM, CLAIN10
VREFP	20	P	-	Default: VREFP
VDDA	21	P	-	Default: VDDA
PB10	22	I/O		Default: PB10 Alternate: TIMER1_CH2, HPDF_DATAIN0, HPDF_DATAIN7, USART2_TX, QSPI_SCK ⁽⁴⁾ , TIMER0_BRKIN0, HRTIMER_FLT2, TRIGSEL_OUT2, EVENTOUT Additional: CMP4_IM
VDD	23	P	-	Default: VDD
PB11	24	I/O		Default: PB11 Alternate: TIMER1_CH3, HPDF_DATAIN3, HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EVENTOUT Additional: ADC01_IN13, CMP5_IP
PB12	25	I/O		Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK, CAN1_RX, HPDF_DATAIN1, HRTIMER_ST2CH0, EVENTOUT Additional: ADC3_IN2, ADC0_IN10, CMP6_IM
PB13	26	I/O		Default: PB13 Alternate: SPI1_SCK, TIMER0_MCH0, USART2_CTS, CAN1_TX, HPDF_CKIN1, HRTIMER_ST2CH1, EVENTOUT Additional: ADC2_IN4, CMP4_IP
PB14	27	I/O		Default: PB14 Alternate: TIMER14_CH0, SPI1_MISO, TIMER0_MCH1, USART2_RTS, USART2_DE, CMP3_OUT, HPDF_DATAIN2, HRTIMER_ST3CH0, TRIGSEL_OUT1, EVENTOUT Additional: ADC3_IN3, ADC0_IN4, CMP6_IP
PB15	28	I/O		Default: PB15 Alternate: RTC_REFIN, TIMER14_CH1, TIMER14_MCH0, CMP2_OUT, TIMER0_MCH2, SPI1_MOSI, HPDF_CKIN2, HRTIMER_ST3CH1, TRIGSEL_OUT5, EVENTOUT Additional: ADC3_IN4, ADC1_IN14, CMP5_IM
PC6	29	I/O	5VT	Default: PC6 Alternate: HPDF_CKIN3, TIMER0_BRKIN1, CMP5_OUT, TIMER2_CH0, HRTIMER_EXEV9, TIMER7_CH0, I2C3_SCL, HRTIMER_ST5CH0, EVENTOUT
PA8	30	I/O	5VT	Default: PA8

GD32G553CxUx QFN48				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: CK_OUT, I2C2_SCL, I2C1_SDA, TIMER0_CH0, USART0_CK, CMP6_OUT, TIMER3_ETI, CAN2_RX, SPI1_NSS, HRTIMER_ST0CH0, UART4_RX, EVENTOUT Additional: ADC3_IN16, NMI, CLAIN11
PA9	31	I/O	5VT	Default: PA9 Alternate: I2C2_SMBA, I2C1_SCL, TIMER0_CH1, USART0_TX, CMP4_OUT, TIMER14_BRKIN0, TIMER1_CH2, SPI1_SCK, HRTIMER_ST0CH1, TRIGSEL_IN13, EVENTOUT Additional: ADC3_IN17, CLAIN12
PA10	32	I/O	5VT	Default: PA10 Alternate: TIMER16_BRKIN0, CLA2OUT, I2C1_SMBA, SPI1_MISO, TIMER0_CH2, USART0_RX, CMP5_OUT, TIMER1_CH3, TIMER7_BRKIN0, HRTIMER_ST1CH0, TRIGSEL_IN12, EVENTOUT Additional: CLAIN13, LVD_IN
PA11	33	I/O	5VT	Default: PA11 Alternate: CLA3OUT, SPI1_MOSI, TIMER0_MCH0, USART0_CTS, CMP0_OUT, CAN0_RX, TIMER3_CH0, TIMER0_CH3, TIMER0_BRKIN2, HRTIMER_ST1CH1, TRIGSEL_IN13, EVENTOUT Additional: CLAIN14
PA12	34	I/O	5VT	Default: PA12 Alternate: TIMER15_CH0, TIMER0_MCH1, USART0_RTS, USART0_DE, CMP1_OUT, CAN0_TX, TIMER3_CH1, TIMER0_ETI, HRTIMER_FLT0, TRIGSEL_IN12, EVENTOUT Additional: CLAIN15
VDD	35	P	-	Default: VDD
PA13	36	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: TIMER15_MCH0, TIMER0_BRKIN1, I2C3_SCL, I2C0_SCL, IFRP_OUT, TIMER7_BRKIN1, USART2_CTS, TIMER3_CH2, TRIGSEL_IN10, EVENTOUT
PA14	37	I/O	5VT	Default: JTCK, SWCLK, PA14 Alternate: LPTIMER_OUT, I2C3_SMBA, I2C0_SDA, TIMER7_CH1, TIMER0_BRKIN0, USART1_TX, TRIGSEL_IN11, EVENTOUT
PA15	38	I/O	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER7_CH0, CLA3OUT, I2C0_SCL, SPI0_NSS, SPI2_NSS, USART1_RX, UART3_RTS, UART3_DE, TIMER0_BRKIN0, CAN2_TX, TRIGSEL_OUT0, HRTIMER_FLT1, TIMER1_ETI, EVENTOUT Additional: CLAIN0

GD32G553CxUx QFN48				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PC10	39	I/O	5VT	Default: PC10 Alternate: HPDF_CKIN5, TIMER7_MCH0, UART3_TX, SPI2_SCK, USART2_TX, HRTIMER_FLT5, EVENTOUT
PC11	40	I/O	5VT	Default: PC11 Alternate: HPDF_DATAIN5, HRTIMER_EXEV1, TIMER7_MCH1, UART3_RX, SPI2_MISO, USART2_RX, I2C2_SDA, EVENTOUT
PB3	41	I/O	5VT	Default: JTDO, PB3 Alternate: TIMER1_CH1, TIMER3_ETI, CLA0OUT, TIMER7_MCH0, SPI0_SCK, SPI2_SCK, USART1_TX, HRTIMER_ST5CH1, TIMER2_ETI, CAN2_RX, HRTIMER_SCOU, HRTIMER_EXEV8, TRIGSEL_OUT7, EVENTOUT Additional: CLAIN1
PB4	42	I/O	5VT	Default: NJTRST, PB4 Alternate: TIMER15_CH0, TIMER2_CH0, CLA1OUT, TIMER7_MCH1, SPI0_MISO, SPI2_MISO, USART1_RX, UART4_RTS, UART4_DE, TIMER16_BRKIN0, CAN2_TX, HRTIMER_EXEV6, TRIGSEL_OUT6, EVENTOUT Additional: CLAIN2
PB5	43	I/O	5VT	Default: PB5 Alternate: HPDF_CKIN0, TIMER15_BRKIN0, TIMER2_CH1, TIMER7_MCH2, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, USART1_CK, I2C2_SDA, CAN1_RX, TIMER16_CH0, LPTIMER_IN0, CLA2OUT, HRTIMER_EXEV5, UART4_CTS, EVENTOUT Additional: CLAIN3
PB6	44	I/O	5VT	Default: PB6 Alternate: HPDF_DATAIN5, TIMER15_MCH0, TIMER3_CH0, I2C0_SCL, TIMER7_CH0, TIMER7_ETI, USART0_TX, CMP3_OUT, CAN1_TX, TIMER7_BRKIN2, LPTIMER_ETI0, HRTIMER_SCIN, HRTIMER_EXEV3, EVENTOUT Additional: CLAIN4
PB7	45	I/O	5VT	Default: PB7 Alternate: HPDF_CKIN5, TIMER16_MCH0, TIMER3_CH1, I2C3_SDA, I2C0_SDA, TIMER7_BRKIN0, USART0_RX, CMP2_OUT, TIMER2_CH3, LPTIMER_IN1, HRTIMER_EXEV2, UART3_CTS, QSPI_DQS ⁽³⁾⁽⁴⁾⁽⁶⁾ , HRTIMER_ST5CH1, EVENTOUT Additional: CLAIN5
PB8/BOOT0	46	I/O	5VT	Default: BOOT0, PB8

GD32G553CxUx QFN48				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7, I2C0_SCL, CLA3OUT, USART2_RX, CMP0_OUT, CAN0_RX, TIMER7_CH1, TIMER0_BRKIN0, HRTIMER_EXEV7, EVENTOUT Additional: CLAIN6
PB9	47	I/O	5VT	Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, IFRP_OUT, USART2_TX, CMP1_OUT, CAN0_TX, TIMER7_CH2, TIMER0_MCH2, HRTIMER_EXEV4, EVENTOUT Additional: CLAIN7
VDD	48	P	-	Default: VDD

(1) Type: I = input, O = output, P = power.

(2) I/O Level: 5VT = 5 V tolerant.

- (3) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (4) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (7) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.

2.6.8. GD32G553xx pin alternate functions

Table 2-10. Port A alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA0		TIMER1_CH0	TIMER4_CH0				UART3_TX	USART1_CTS	CMP0_OUT	TIMER7_BRKIN0	TIMER7_ETI	EXMC_A13 ⁽¹⁾	HRTIMER_ST6CH0	TRIGSEL_N0	TIMER1_ETI	EVENT_OUT
PA1	RTC_REFIN	TIMER1_CH1	TIMER4_CH1				UART3_RX	USART1_RTS/USART1_DE		TIMER14_MCH0		EXMC_A14 ⁽¹⁾	HRTIMER_ST6CH1	TRIGSEL_N1		EVENT_OUT
PA2		TIMER1_CH2	TIMER4_CH2	CLA0OUT				USART1_TX	CMP1_OUT	TIMER14_CH0	QSPI_CS ^{N(5)(8)}	EXMC_A15 ⁽¹⁾	HRTIMER_ST7CH0	TRIGSEL_N7	CK_HPDAUDIO	EVENT_OUT
PA3		TIMER1_CH3	TIMER4_CH3					USART1_RX		TIMER14_CH1	QSPI_SCK ⁽⁵⁾	EXMC_A16 ⁽¹⁾	HRTIMER_ST7CH1	TRIGSEL_N4		EVENT_OUT
PA4			TIMER2_CH1			SPI0_NSS	SPI2_NSS	USART1_CK				EXMC_A17 ⁽¹⁾	HRTIMER_ST2CH0			EVENT_OUT
PA5		TIMER1_CH0	TIMER1_ETI			SPI0_SCK		USART2_TX				EXMC_A18 ⁽¹⁾	HRTIMER_ST2CH1			EVENT_OUT
PA6		TIMER15_CH0	TIMER2_CH0		TIMER7_BRKIN0	SPI0_MISO	TIMER0_BRKIN0	USART2_RX	CMP0_OUT		QSPI_IO ³⁽⁵⁾	EXMC_A19 ⁽¹⁾	HRTIMER_ST3CH0		CK_HPDAUDIO	EVENT_OUT
PA7		TIMER16_CH0	TIMER2_CH1	CLA1OUT	TIMER7_MCH0	SPI0_MOSI	TIMER0_MCH0		CMP1_OUT		QSPI_IO ²⁽⁵⁾	EXMC_A20 ⁽¹⁾	HRTIMER_ST3CH1	TRIGSEL_N5	UART4_TX	EVENT_OUT
PA8	CK_OUT		I2C2_SCL		I2C1_SDA		TIMER0_CH0	USART0_CK	CMP6_OUT	EXMC_A21 ⁽¹⁾	TIMER3_ETI	CAN2_RX	SPI1_NSS	HRTIMER_ST0CH0	UART4_RX	EVENT_OUT
PA9			I2C2_SMBA		I2C1_SCL		TIMER0_CH1	USART0_TX	CMP4_OUT	TIMER14_BRKIN0	TIMER1_CH2	EXMC_A22 ⁽¹⁾	SPI1_SCK	HRTIMER_ST0CH1	TRIGSEL_IN13	EVENT_OUT
PA10		TIMER16_BRKIN0		CLA2OUT	I2C1_SMB_A	SPI1_MISO	TIMER0_CH2	USART0_RX	CMP5_OUT	EXMC_A23 ⁽¹⁾	TIMER1_CH3	TIMER7_BRKIN0		HRTIMER_ST1CH0	TRIGSEL_IN12	EVENT_OUT
PA11				CLA3OUT	EXMC_A24 ⁽¹⁾	SPI1_MOSI	TIMER0_MCH0	USART0_CTS	CMP0_OUT	CAN0_RX	TIMER3_CH0	TIMER0_CH3	TIMER0_BRKIN2	HRTIMER_ST1CH1	TRIGSEL_IN13	EVENT_OUT
PA12		TIMER15_CH0			EXMC_A25 ⁽¹⁾		TIMER0_MCH1	USART0_RTS/USART0_DE	CMP1_OUT	CAN0_TX	TIMER3_CH1	TIMER0_ETI		HRTIMER_FLT0	TRIGSEL_IN12	EVENT_OUT
PA13	JTMS/WDIO	TIMER15_MCH0	TIMER0_BRKIN1	I2C3_SCL	I2C0_SCL	IFRP_OUT	TIMER7_BRKIN1	USART2_CTS	CMP7_OUT	EXMC_A5 ⁽¹⁾	TIMER3_CH2			TRIGSEL_N10		EVENT_OUT
PA14	JTCK/SWCLK	LPTIMER_OUT		I2C3_SMBA	I2C0_SDA	TIMER7_CH1	TIMER0_BRKIN0	USART1_TX	CMP7_OUT					TRIGSEL_N11		EVENT_OUT
PA15	JTDI	TIMER1_CH0	TIMER7_CH0	CLA3OUT	I2C0_SCL	SPI0_NSS	SPI2_NSS	USART1_RX	UART3_RTS/UART3_DE	TIMER0_BRKIN0		CAN2_TX	TRIGSEL_OUT0	HRTIMER_FLT1	TIMER1_ETI	EVENT_OUT

Table 2-11. Port B alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB0			TIMER2_C H2	CLA1OUT	TIMER7_M CH1	HPDF_CK OUT	TIMER0_MC H1			HRTIMER_ ST4CH0	QSPI_IO1 ⁽⁵⁾)	EXMC_A 1 ⁽¹⁾	TRIGSEL_ OUT3	HRTIMER_ FLT4		EVENT OUT
PB1			TIMER2_C H3		TIMER7_M CH2	HPDF_DAT AIN1	TIMER0_MC H2	TIMER19_M CH0	CMP3_OU T	HRTIMER_ ST4CH1	QSPI_IO0 ⁽⁵⁾)	EXMC_A 2 ⁽¹⁾	TRIGSEL_ OUT4	HRTIMER_ SCOUT		EVENT OUT
PB2	RTC_OU T1	LPTIMER_ OUT	TIMER4_C H0	TIMER19_ CH0	I2C2_SMB A	HPDF_CK1 N1				HRTIMER_ ST5CH0	QSPI_IO1 ⁽⁵⁾)	EXMC_A 3 ⁽¹⁾		HRTIMER_ SCIN		EVENT OUT
PB3	JTDO	TIMER1_C H1	TIMER3_E TI	CLA0OUT	TIMER7_M CH0	SPI0_SCK	SPI2_SCK	USART1_TX		HRTIMER_ ST5CH1	TIMER2_E TI	CAN2_R X	HRTIMER_ SCOUT	HRTIMER_ EXEV8	TRIGSEL_ OUT7	EVENT OUT
PB4	NJTRST	TIMER15_ CH0	TIMER2_C H0	CLA1OUT	TIMER7_M CH1	SPI0_MISO	SPI2_MISO	USART1_RX	UART4_RT S/UART4_ DE		TIMER16_ BRKIN0	CAN2_T X		HRTIMER_ EXEV6	TRIGSEL_ OUT6	EVENT OUT
PB5	HPDF_C KIN0	TIMER15_ BRKIN0	TIMER2_C H1	TIMER7_M CH2	I2C0_SMB A	SPI0_MOSI	SPI2_MOSI	USART1_CK	I2C2_SDA	CAN1_RX	TIMER16_ CH0	LPTIMER_ IN0	CLA2OUT	HRTIMER_ EXEV5	UART4_C TS	EVENT OUT
PB6	HPDF_D ATAIN5	TIMER15_ MCH0	TIMER3_C H0		I2C0_SCL	TIMER7_C H0	TIMER7_ETI	USART0_TX	CMP3_OU T	CAN1_TX	TIMER7_B RKIN2	LPTIMER_ ETI0	HRTIMER_ SCIN	HRTIMER_ EXEV3	EXMC_A4 ⁽¹⁾	EVENT OUT
PB7	HPDF_C KIN5	TIMER16_ MCH0	TIMER3_C H1	I2C3_SDA	I2C0_SDA	TIMER7_B RKIN0	HRTIMER_S T5CH1	USART0_RX	CMP2_OU T	QSPI_DQS ⁽⁵⁾⁽⁶⁾⁽⁸⁾	TIMER2_C H3	LPTIMER_ IN1	EXMC_NL/ EXMC_NA DV ⁽¹⁾	HRTIMER_ EXEV2	UART3_C TS	EVENT OUT
PB8		TIMER15_ CH0	TIMER3_C H2	HPDF_CK1 N7	I2C0_SCL	CLA3OUT		USART2_RX	CMP0_OU T	CAN0_RX	TIMER7_C H1		TIMER0_B RKIN0	HRTIMER_ EVEX7		EVENT OUT
PB9		TIMER16_ CH0	TIMER3_C H3	HPDF_DAT AIN7	I2C0_SDA		IFRP_OUT	USART2_TX	CMP1_OU T	CAN0_TX	TIMER7_C H2	EXMC_A 6 ⁽¹⁾	TIMER0_M CH2	HRTIMER_ EXEV4		EVENT OUT
PB10		TIMER1_C H2		HPDF_DAT AIN0			HPDF_DATAI N7	USART2_TX			QSPI_SCK ⁽⁶⁾	EXMC_A 7 ⁽¹⁾	TIMER0_B RKIN0	HRTIMER_ FLT2	TRIGSEL_ OUT2	EVENT OUT
PB11		TIMER1_C H3		HPDF_DAT AIN3			HPDF_CKIN7	USART2_RX			QSPI_CSN ⁽⁶⁾	EXMC_A 8 ⁽¹⁾		HRTIMER_ FLT3		EVENT OUT
PB12			TIMER4_E TI		I2C1_SMB A	SPI1_NSS	TIMER0_BR KIN0	USART2_CK		CAN1_RX	HPDF_DAT AIN1	EXMC_A 9 ⁽¹⁾		HRTIMER_ ST2CH0		EVENT OUT
PB13						SPI1_SCK	TIMER0_MC H0	USART2_CT S		CAN1_TX	HPDF_CK1 N1	EXMC_A 10 ⁽¹⁾		HRTIMER_ ST2CH1		EVENT OUT
PB14		TIMER14_ CH0				SPI1_MISO	TIMER0_MC H1	USART2_RT S/USART2_D E	CMP3_OU T		HPDF_DAT AIN2	EXMC_A 11 ⁽¹⁾		HRTIMER_ ST3CH0	TRIGSEL_ OUT1	EVENT OUT
PB15	RTC_RE FIN	TIMER14_ CH1	TIMER14_ MCH0	CMP2_OU T	TIMER0_M CH2	SPI1_MOSI					HPDF_CK1 N2	EXMC_A 12 ⁽¹⁾		HRTIMER_ ST3CH1	TRIGSEL_ OUT5	EVENT OUT

Table 2-12. Port C alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PC0		LPTIMER_IN0	TIMER0_CH0						HPDF_CKIN0		HPDF_DATA_IN4		EXMC_CLK ⁽¹⁾	TRIGSEL_IN8		EVENTO UT
PC1		LPTIMER_OUT	TIMER0_CH1		HPDF_CKIN4				HPDF_DATA_IN0		QSPI_IO0 ⁽⁶⁾		EXMC_NOE ⁽¹⁾	TRIGSEL_IN9		EVENTO UT
PC2	HPDF_CKOUT	LPTIMER_IN1	TIMER0_CH2	CMP2_OUT			TIMER19_CH1		HPDF_CKIN1		QSPI_IO1 ⁽⁶⁾		EXMC_NWE ⁽¹⁾	TRIGSEL_IN2		EVENTO UT
PC3		LPTIMER_ETI0	TIMER0_CH3				TIMER0_BRK_IN2		HPDF_DATA_IN1		QSPI_IO2 ⁽⁶⁾		EXMC_NWAIT ⁽¹⁾	HRTIMER_FLT6		EVENTO UT
PC4			TIMER0_ET1		I2C1_SCL			USART0_TX	HPDF_CKIN2		QSPI_IO3 ⁽⁵⁾		EXMC_NE0 ⁽¹⁾	HRTIMER_FLT7		EVENTO UT
PC5			TIMER14_BRK_IN0				TIMER0_MC_H3	USART0_RX	HPDF_DATA_IN2				EXMC_NE1 ⁽¹⁾	HRTIMER_EXEV9		EVENTO UT
PC6	HPDF_CKIN3	TIMER0_BRK_IN1	TIMER2_CH0	HRTIMER_EXEV9	TIMER7_CH0			CMP5_OUT	I2C3_SCL				EXMC_NE2 ⁽¹⁾	HRTIMER_ST5_CH0		EVENTO UT
PC7	HPDF_DATA_IN3		TIMER2_CH1	HRTIMER_FLT4	TIMER7_CH1			CMP4_OUT	I2C3_SDA				EXMC_NE3 ⁽¹⁾	HRTIMER_ST5_CH1		EVENTO UT
PC8			TIMER2_CH2	HRTIMER_ST4_CH0	TIMER7_CH2		TIMER19_CH2	CMP6_OUT	I2C2_SCL				EXMC_NBL0 ⁽¹⁾			EVENTO UT
PC9			TIMER2_CH3	HRTIMER_ST4_CH1	TIMER7_CH3		TIMER7_BRK_IN2		I2C2_SDA				EXMC_NBL1 ⁽¹⁾			EVENTO UT
PC10	HPDF_CKIN5				TIMER7_MCH0	UART3_TX	SPI2_SCK	USART2_TX					EXMC_D0 ⁽¹⁾	HRTIMER_FLT5		EVENTO UT
PC11	HPDF_DATA_IN5			HRTIMER_EXEV1	TIMER7_MCH1	UART3_RX	SPI2_MISO	USART2_RX	I2C2_SDA				EXMC_D1 ⁽¹⁾			EVENTO UT
PC12		TIMER4_CH1		HRTIMER_EXEV0	TIMER7_MCH2	UART4_TX	SPI2_MOSI	USART2_CK					EXMC_A0 ⁽¹⁾			EVENTO UT
PC13			TIMER0_BRK_IN0		TIMER0_MCH0		TIMER7_MCH3									EVENTO UT
PC14																EVENTO UT
PC15																EVENTO UT

Table 2-13. Port D alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PD0				HPDF_CKIN6			TIMER7_MCH3			CAN0_RX			EXMC_D2 ⁽²⁾	TRIGSEL_I N3		EVENTO UT
PD1				HPDF_DATAI N6	TIMER7_CH3		TIMER7_BRKI N2			CAN0_TX	QSPI_DQS ⁽⁷⁾		EXMC_D3 ⁽²⁾	TRIGSEL_I N6		EVENTO UT
PD2			TIMER2_ETI		TIMER7_BRKI N0	UART4_RX					QSPI_SCK ⁽⁷⁾					EVENTO UT
PD3			TIMER1_CH0/TIMER1_ETI	HPDF_CKOU T				USART1_CTS			QSPI_CSN ⁽⁷⁾		EXMC_CLK ⁽²⁾			EVENTO UT
PD4			TIMER1_CH1					USART1_RTS/USART1_DE			QSPI_IO0 ⁽⁷⁾		EXMC_NOE ⁽²⁾			EVENTO UT
PD5								USART1_TX			QSPI_IO1		EXMC_NWE ⁽²⁾			EVENTO UT
PD6			TIMER1_CH3	HPDF_CKIN4	HPDF_DATAI N1			USART1_RX			QSPI_IO2 ⁽⁷⁾		EXMC_NWAIT ⁽²⁾			EVENTO UT
PD7			TIMER1_CH2	HPDF_DATAI N4			HPDF_CKIN1	USART1_CK			QSPI_IO3 ⁽⁷⁾		EXMC_NE0 ⁽²⁾			EVENTO UT
PD8				HPDF_CKIN3				USART2_TX					EXMC_D13 ⁽¹⁾			EVENTO UT
PD9				HPDF_DATAI N3				USART2_RX					EXMC_D14 ⁽¹⁾			EVENTO UT
PD10				HPDF_CKOU T				USART2_CK					EXMC_D15 ⁽¹⁾			EVENTO UT
PD11		TIMER4_ETI			I2C3_SMBA			USART2_CTS					EXMC_A16 ⁽³⁾			EVENTO UT
PD12			TIMER3_CH0					USART2_RTS/USART2_DE					EXMC_A17 ⁽²⁾			EVENTO UT
PD13			TIMER3_CH1										EXMC_A18 ⁽²⁾			EVENTO UT
PD14			TIMER3_CH2			SPI0_IO2							EXMC_D0 ⁽²⁾			EVENTO UT
PD15			TIMER3_CH3			SPI0_IO3	SPI1_NSS						EXMC_D1 ⁽²⁾			EVENTO UT

Table 2-14. Port E alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PE0			TIMER3_ETI	TIMER19_MCH3	TIMER15_CH0		TIMER19_ETI	USART0_TX					EXMC_NBL0 ⁽²⁾	HRTIMER_ST6CH0		EVENTOUT
PE1					TIMER16_CH0		TIMER19_CH3	USART0_RX					EXMC_NBL1 ⁽²⁾	HRTIMER_ST6CH1		EVENTOUT
PE2			TIMER2_CH0				TIMER19_CH0						EXMC_A23 ⁽²⁾	HRTIMER_ST7CH0		EVENTOUT
PE3			TIMER2_CH1				TIMER19_CH1						EXMC_A19 ⁽²⁾	HRTIMER_ST7CH1		EVENTOUT
PE4		TIMER0_BRKIN1	TIMER2_CH2	HPDF_DATAIN3			TIMER19_MCH0						EXMC_A20 ⁽²⁾			EVENTOUT
PE5			TIMER2_CH3	HPDF_CKIN3			TIMER19_MCH1						EXMC_A21 ⁽²⁾			EVENTOUT
PE6							TIMER19_MCH2						EXMC_A22 ⁽²⁾			EVENTOUT
PE7			TIMER0_ETI	HPDF_DATAIN2									EXMC_D4 ⁽¹⁾			EVENTOUT
PE8		TIMER4_CH2	TIMER0_MCH0	HPDF_CKIN2									EXMC_D5 ⁽¹⁾			EVENTOUT
PE9		TIMER4_CH3	TIMER0_CH0	HPDF_CKOUT		SPI0_IO2							EXMC_D6 ⁽¹⁾			EVENTOUT
PE10			TIMER0_MCH1	HPDF_DATAIN4		SPI0_IO3					QSPI_SCK ⁽⁶⁾		EXMC_D7 ⁽¹⁾			EVENTOUT
PE11			TIMER0_CH1	HPDF_CKIN4							QSPI_CSN ⁽⁶⁾		EXMC_D8 ⁽¹⁾			EVENTOUT
PE12			TIMER0_MCH2	HPDF_DATAIN5							QSPI_IO0 ⁽⁶⁾		EXMC_D9 ⁽¹⁾			EVENTOUT
PE13			TIMER0_CH2	HPDF_CKIN5							QSPI_IO1 ⁽⁶⁾		EXMC_D10 ⁽¹⁾			EVENTOUT
PE14			TIMER0_CH3				TIMER0_BRKIN2				QSPI_IO2 ⁽⁶⁾		EXMC_D11 ⁽¹⁾			EVENTOUT
PE15			TIMER0_BRKIN0				TIMER0_MCH3	USART2_RX			QSPI_IO3 ⁽⁶⁾		EXMC_D12 ⁽¹⁾			EVENTOUT

Table 2-15. Port F alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PF0					I2C1_SDA	SPI1_NSS	TIMER0_MCH2									EVENTOUT
PF1			TIMER19_BRKIN1			SPI1_SCK										EVENTOUT
PF2			TIMER19_CH2		I2C1_SMB_A								EXMC_A2 ⁽²⁾			EVENTOUT
PF3			TIMER19_CH3		I2C2_SCL								EXMC_A3 ⁽⁴⁾			EVENTOUT
PF4			CMP0_OUT	TIMER19_MCH0	I2C2_SDA		HPDF_DATAIN2						EXMC_A4 ⁽⁴⁾	TRIGSEL_OUT1		EVENTOUT
PF5			TIMER19_MCH1				HPDF_CKIN2						EXMC_A5 ⁽⁴⁾	TRIGSEL_OUT5		EVENTOUT
PF6		TIMER4_ET1	TIMER3_CH3		I2C1_SCL		TIMER4_CH0	USART2_RTS/USART2_DE				QSPI_IO3 ⁽⁸⁾				EVENTOUT
PF7			TIMER19_BRKIN0				TIMER4_CH1					QSPI_IO2 ⁽⁸⁾	EXMC_A1 ⁽⁴⁾			EVENTOUT
PF8			TIMER19_BRKIN2				TIMER4_CH1					QSPI_IO0 ⁽⁸⁾	EXMC_A24 ⁽⁴⁾			EVENTOUT
PF9			TIMER19_BRKIN0	TIMER14_CH0		SPI1_SCK	TIMER4_CH3					QSPI_IO1 ⁽⁸⁾	EXMC_A25 ⁽²⁾			EVENTOUT
PF10			TIMER19_BRKIN2	TIMER14_CH1		SPI1_SCK						QSPI_SCK ⁽⁸⁾	EXMC_A0 ⁽²⁾			EVENTOUT
PF11			TIMER19_ET1										EXMC_NE3 ⁽⁴⁾			EVENTOUT
PF12			TIMER19_CH0										EXMC_A6 ⁽⁴⁾			EVENTOUT
PF13			TIMER19_CH1	HPDF_DATAIN6	I2C3_SMB_A								EXMC_A7 ⁽⁴⁾			EVENTOUT
PF14			TIMER19_CH2	HPDF_CKIN6	I2C3_SCL								EXMC_A8 ⁽⁴⁾			EVENTOUT
PF15			TIMER19_CH3		I2C3_SDA								EXMC_A9 ⁽⁴⁾			EVENTOUT

Table 2-16. Port G alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PG0			TIMER19_MCH0										EXMC_A10 ⁽⁴⁾			EVENTOUT
PG1			TIMER19_MCH1										EXMC_A11 ⁽⁴⁾			EVENTOUT
PG2		TIMER0_BRKIN1	TIMER19_MCH2			SPI0_SCK							EXMC_A12 ⁽⁴⁾			EVENTOUT
PG3			TIMER19_BRKIN0		I2C3_SCL	SPI0_MISO	TIMER19_MCH3						EXMC_A13 ⁽⁴⁾			EVENTOUT
PG4			TIMER19_BRKIN2	TIMER7_BRKIN1	I2C3_SDA	SPI0_MOSI							EXMC_A14 ⁽⁴⁾			EVENTOUT
PG5			TIMER19_ETI			SPI0_NSS							EXMC_A15 ⁽⁴⁾			EVENTOUT
PG6			TIMER19_BRKIN0		I2C2_SMBA											EVENTOUT
PG7			TIMER19_BRKIN1		I2C2_SCL											EVENTOUT
PG8					I2C2_SDA								EXMC_NE2 ⁽⁴⁾			EVENTOUT
PG9				TIMER7_BRKIN1			SPI2_SCK	USART0_TX					EXMC_NE1 ⁽⁴⁾		TIMER14_MCH0	EVENTOUT
PG10 ⁽⁹⁾	CK_OUT															EVENTOUT

Note:

- (1) Functions are available on GD32G553QxTx/VxTx/MxY7TR/MxTx devices only.
- (2) Functions are available on GD32G553QxTx/VxTx devices only.
- (3) Functions are available on GD32G553QxTx/VxTx/MxY7TR devices only.
- (4) Functions are available on GD32G553QxTx devices only.
- (5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (7) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (8) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.

- this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (9) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.

3. Functional description

3.1. Arm® Cortex®-M33 core

The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The characteristics of integrated and advanced make the Cortex®-M33 processor suitable for market products that require microcontrollers with high performance and low power consumption. The Cortex®-M33 processor is based on the Armv8 architecture and supports a powerful and scalable instruction set including general data processing I/O control tasks, advanced data processing bit field manipulations and DSP. Some system peripherals listed below are also provided by Cortex®-M33:

- Internal Bus Matrix connected with Code bus, System bus, and Private Peripheral Bus (PPB) and debug accesses.
- Nested Vectored Interrupt Controller (NVIC).
- Breakpoint Unit (BPU).
- Data Watchpoint and Trace (DWT).
- Instrumentation Trace Macrocell (ITM).
- Serial Wire JTAG Debug Port (SWJ-DP).
- Trace Port Interface Unit (TPIU).
- Memory Protection Unit (MPU).
- Floating Point Unit (FPU).
- DSP Extension (DSP).

3.2. On-chip memory

- Up to 512KB of on-chip flash memory for instruction and data. Up to 2KB OTP.
- Up to 80KB of SRAM0, 16KB of SRAM1 and 32KB of TCMSRAM.
- Dual bank architecture for read-while-write (RWW) capability.
- 0~7 waiting time within bank0 / bank1 when CPU executes instructions and read data.
- ECC with single bit error correction and double bit errors detection.
- Supports 7-bit ECC function when reading and writing SRAM.
- Provides two execute-only dedicated code read protection (DCRP) area (1 per bank when DBS = 1, 2 for all memory when DBS = 0).
- Provides two secure user area which can be executed only once(1 per bank when DBS = 1, 1 for all memory when DBS = 0).
- Pre-fetch buffer to speed read operations.
- CBUS Instruction cache with 2K bytes which organized as 64 cache line of 4 X 64 bits or 2 X 128 bits.
- CBUS data cache with 512 bytes which organized as 16 cache line of 4 X 64 or 2 X 128 bits.
- 4 erase / program protection areas (2 per bank when DBS=1 and 4 for full memory when

DBS=0) to prevent unexpected operation.

- Low-power mode support.

The GD32G553xx has up to 512KB of on-chip flash memory for instruction and data. The flash memory consists of 512KB main flash organized into 2x256 pages with 1KB capacity when DBS = 1, 256 pages with 2KB capacity when DBS = 0, 2 x 13 KB information block for the boot loader. Each page of main flash memory can be erased individually. [Table 2-2. GD32G553xx memory map](#) shows the memory map of the GD32G553xx series of devices, including Flash, SRAM, peripheral, and other pre-defined regions.

3.3. Clock, reset and supply management

- External 4 to 48 MHz crystal oscillator
- Internal 8 MHz RC oscillator
- Internal 32 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 1.71 to 3.6V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD), BOR (Brown Out Reset), VAVD (V_{DDA} voltage detector), VUVD ($V_{1.1V}$ Under Voltage Detector), VBAT thresholds, temperature thresholds

The Clock Control Unit (CCTL) provides a range of oscillator and clock functions. These include internal RC oscillator and external crystal oscillator, high speed and low speed two types. The frequency of AHB, APB3, APB2 and the APB1 domains can be configured by each prescaler. For GD32G553xxx7, the maximum frequency of the AHB, APB3, APB2 and APB1 domains is 216 / 216 / 216 / 216MHz, the maximum frequency of the system clock can be up to 216 MHz. For GD32G553xxx3, the maximum frequency of the AHB, APB3, APB2 and APB1 domains is 170 / 170 / 170 / 170MHz, the maximum frequency of the system clock can be up to 170 MHz. See [Figure 2-9. GD32G553xx clock tree](#) for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components except for the SW-DP controller and the Backup domain. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 1.63V and down to 1.61V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 1.71V to 3.6V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA} , V_{DDA} range: 1.71V to 3.6V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively.
- V_{BAT} range: 1.71V to 3.6V, power supply for RTC unit, LXTAL oscillator, BPOR and BREG, and three BKP PADS, including PC13 to PC15.

3.4. Boot modes

GD32G553xx supports three BOOT modes, including:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10), USART1 (PA2 and PA3), USART2 (PC10 and PC11), I2C1 (PC4 and PA8), I2C2 (PC8 and PC9) and I2C3 (PC6 and PC7), and when use I2C port to reprogram, GD-Link v3 should be used.

3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt / event can wake up the system.

■ Deep-sleep mode

In Deep-sleep mode, all clocks in the 1.1V domain are off, and all of IRC8M, HXTAL and PLLs are disabled. The contents of SRAM and registers are preserved. The LDO can operate normally or in low power mode depending on the LDOLP bit in the PMU_CTL0 register. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, RTC Tamper and TimeStamp event or LXTAL clock stuck, RTC wakeupTimer, the LVD/VAVD/VOVD/VUVD, CMP0/1/2/3/4/5/6/7 output, LPTIMER wakeup, CAN0/1/2 wakeup, I2C0/1/2/3 wakeup, and USART0/1/2 wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

■ Standby mode

In standby mode, the whole 1.1V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. Besides, the contents of SRAM and registers in 1.1V power domain are lost in Standby mode. There are five wakeup sources for the Standby mode, including the external reset from NRST pin, the RTC alarm / time stamp / tamper events, the FWDGT reset, LXTAL clock failure detection and the rising edge on WKUP pins.

3.6. Trigger selection controller (TRIGSEL)

- Support different optional trigger inputs.
- Support up to 243 trigger input signals.
- Each peripheral has its corresponding register to select trigger input signal.
- Trigger input source could be external input signal or output of peripheral.
- Trigger selection output could be for external output or peripheral input.

The trigger selection controller (TRIGSEL) allows software to select the trigger input signal for various peripherals. TRIGSEL provides a flexible mechanism, there are up to 243 trigger input signals could be selected. Each peripheral corresponding to the independent trigger selection controller. Configure the corresponding register to select the different trigger signal for the specified trigger input of each peripheral.

3.7. General-purpose and alternate-function I/Os (GPIO and AFIO)

- Up to 107 general purpose I/O pins (GPIO), all mappable on 16 external interrupt lines.
- Each pin weak pull-up / pull-down function.
- Output push-pull / open drain enable control.
- Analog input / output configuration.
- Alternate function input / output configuration.
- The input signals can be qualified to remove unwanted noise.
- GPIO have the capable of state retention when system reset (exclude power reset).

GD32G553xx is up to 107 general purpose I/O pins (GPIO), named PA0~PA15, PB0~PB15, PC0~PC15, PD0~PD15, PE0~PE15, PF0~PF15, PG0~PG10 for the device to implement logic input/output functions. Each GPIO port has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/Event Controller Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins.

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), input, peripheral alternate function or analog mode. Each GPIO pin can be configured as pull-up, pull-down or no pull-up/pull-down. All GPIOs are high-current capable except for analog mode.

3.8. Direct memory access controller (DMA)

- 14 channels (7 for DMA0 and 7 for DMA1) and each channel are configurable.
- Support independent 8, 16, 32-bit memory and peripheral transfer.
- Support independent fixed and increasing address generation algorithm of memory and peripheral.
- Peripherals supported: Timers, ADC, DAC, SPI, I2C, USART, UART, QSPI, CAU,

HRTIMER, HPDF, FAC, TMU, and CAN.

The direct memory access (DMA) controller provides a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

There are 14 channels in the DMA controller (7 for DMA0 and 7 for DMA1). Each channel is dedicated to manage memory access requests from one or more peripherals. An arbiter is implemented inside to handle the priority among DMA requests.

3.9. DMA request multiplexer (DMAMUX)

- 14 channels for DMAMUX request multiplexer.
- 4 channels for DMAMUX request generator.
- Support 21 trigger inputs and 21 synchronization inputs.

DMAMUX is a transmission scheduler for DMA requests. The DMAMUX request multiplexer is used for routing a DMA request line between the peripherals / generated DMA request (from the DMAMUX request generator) and the DMA controller. Each DMAMUX request multiplexer channel selects a unique DMA request line, unconditionally or synchronously with events from its DMAMUX synchronization inputs. The DMA request is pending until it is served by the DMA controller which generates a DMA acknowledge signal (the DMA request signal is de-asserted).

3.10. CRC calculation unit (CRC)

- Supports 7 / 8 / 16 / 32 bit data input.
- For 7(8) / 16 / 32 bit input data length, the calculation cycles are 1 / 2 / 4 AHB clock cycles.
- User configurable polynomial value and size.
- Free 8-bit register is unrelated to calculation and can be used for any other goals by any other peripheral devices.

A cyclic redundancy check (CRC) is an error-detecting code commonly used in digital networks and storage devices to detect accidental changes to raw data. The CRC calculation unit can be used to calculate 7 / 8 / 16 / 32 bit CRC code within user configurable polynomial.

3.11. Configurable logic array (CLA)

- Four independent CLA units, with two input Signal Selector(SIGS), supporting 16 input signals, including external pins, timer channels, CMP, ADC, and CLA asynchronous outputs.
- A Logic-Configure-Unit(LCU) providing 256 programmable digital logic functions is

implemented in each CLA units.

- Programmable asynchronous and synchronous output
- CLA output can be configured to synchronize with external pins and timers.
- Four CLA units can be combined and support complicated logic operations.

The configurable logic array provides 256 programmable digital logic operations for external pins, CMP, ADC and timers without intervention from the CPU. Four independent CLA units are implemented in this module. Each CLA unit supports configurable asynchronous and synchronous output for GPIO pins.

3.12. True random number generator (TRNG)

- LFSR mode and NIST mode to generate random number.
- About 40 periods of TRNG_CLK are needed between two consecutive random numbers in LFSR mode.
- 32bit random number is generated each time in LFSR mode.
- TRNG NIST mode follow the NIST SP800-90B.
- 32bit*4 or 32bit*8 random number is generated each time in NIST mode.
- TRNG has the functions of startup and in-service self-check, associated with specific error flags.
- Disable TRNG module will significantly reduce the chip power consumption.
- 128-bit random value seed is generated from analog noise, so the random number is a true random number.

The true random number generator (TRNG) module can generate a 32-bit random value by using continuous analog noise and it has been pre-certified NIST SP800-90B.

3.13. Cryptographic Acceleration Unit (CAU)

- Supports DES, TDES or AES (128, 192, or 256) algorithms.
- DES/TDES supports Electronic codebook (ECB) or Cipher block chaining (CBC) mode.
- AES supports 128bits-key, 192bits-key or 256 bits-key.
- Multiple modes are supported respectively in DES, TDES and AES, including Electronic codebook (ECB), Cipher block chaining (CBC), Counter mode (CTR), Galois / counter mode (GCM), Galois message authentication code mode (GMAC), Counter with CBC-MAC (CCM), Cipher Feedback mode (CFB) and Output Feedback mode(OFB).
- DMA transfer for incoming and outgoing data is supported.

The cryptographic acceleration unit (CAU) is used to encipher and decipher data with DES, Triple-DES or AES (128, 192, or 256) algorithms. DES / TDES / AES algorithms with different key sizes are supported to perform data encryption and decryption in the CAU in multiple modes. The CAU is a 32-bit peripheral, DMA transfer is supported and data can be accessed in the input and output FIFO.

3.14. Trigonometric Math Unit (TMU)

- 10 kinds of functions.
- Interrupt and DMA requests.
- The fixed point q1.31 / q1.15 format or IEEE754 32-bit single precision floating-point format is configurable.
- Programmable precision.
- CORDIC-algorithm core: circular system and hyperbolic system, rotation pattern and vectoring pattern.

The Trigonometric Math Unit (TMU) is a fully configurable block that execute common trigonometric and arithmetic operations. It can be used to calculate total 10 kinds of functions. The input / output data meet q1.31 or q1.15 fixed point format or IEEE754 32-bit single precision floating-point format.

3.15. Fast Fourier Transform (FFT)

- Support 1024 / 512 / 256 / 128 / 64 / 32 points FFT.
- Support IFFT mode.
- IEEE-754 single precision float point complex number input and output data.
- DMA master to load and store data.
- Support window function configured in memory.
- Support input down sample.

The Fast Fourier Transform (FFT) is an efficient computation of the Discrete Fourier Transform (DFT). The module supports CPU to offload FFT operations. Compared to a software implementation, it can accelerate calculations and time critical tasks. The module supports 6 configuration FFT point number up to 1024, and input and output data should be IEEE-754 single precision float point complex number.

3.16. Analog to digital converter (ADC)

- 12-bit ADC conversion rate is up to 5.3 MSPS.
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution for ADC.
- Oversampling ratio arbitrarily adjustable from 2x to 1024x.
- ADC supply requirements: 1.62V to 3.6V and typical power supply voltage is 3.3V.
- ADC input voltage range: $V_{REFN} \leq V_{IN} \leq V_{REFP}$.
- Temperature sensor.
- Start-of-conversion can be initiated by software or TRIGSEL.

A 12-bit successive approximation analog-to-digital converter module(ADC) is integrated on the MCU chip. ADC0 has 14 external channels, 5 internal channels (temperature sensor, the battery voltage, DAC0_OUT0, DAC0_OUT1, V_{REFINT} inputs channel), ADC1 has 16 external channels, 3 internal channels (DAC1_OUT0, DAC1_OUT1, V_{REFINT} inputs channel), ADC2

has 15 external channels, 5 internal channels (V_{REFINT} inputs channel, DAC2_OUT0, DAC2_OUT1, high-precision temperature sensor, the battery voltage), ADC3 has 18 external channels, 3 internal channels (DAC3_OUT0, DAC3_OUT1, V_{REFINT} inputs channel). After sampling and conversion, the conversion results can be stored in the corresponding data registers according to the least significant bit(LSB) alignment or the most significant(MSB) bit alignment. An on-chip hardware oversample scheme improves performances and reduces the computational burden of MCU.

3.17. Digital to analog converter (DAC)

- 8-bit or 12-bit resolution.
- Left or right data alignment.
- DMA capability for each unit and underrun function.
- Conversion update synchronously.
- Conversion triggered by external triggers.
- Configurable internal buffer.
- External voltage reference, V_{REFP} .
- Output buffer calibration.
- Using sample and keep mode to reduce the power consumption.
- Noise wave generation (LFSR noise mode and Triangle noise mode).
- Sawtooth wave generation.
- Two DAC units in concurrent mode.
- Output can be configured to persist when system reset.

The Digital-to-analog converter converts 12-bit digital data to a voltage on the external pins. The digital data can be set to 8-bit or 12-bit mode, left-aligned or right-aligned mode. DMA can be used to update the digital data on external triggers. The output voltage can be optionally buffered for higher drive capability, and DAC output buffer can be calibrated to improve output accuracy. The sample and keep mode can reduce the power consumption of DAC.

3.18. Comparator (CMP)

- Rail-to-rail comparators.
- Configurable hysteresis.
- Each comparator has configurable analog input source.
- Outputs with blanking source.
- Outputs to I/O.
- Outputs to timers.
- Outputs to EXTI.
- Outputs to NVIC.
- Outputs to TRIGSEL.
- Outputs can be configured to persist when system reset.

The general purpose CMP can work either standalone (all terminal are available on I/Os) or together with the timers.

It can be used to wake up the MCU from low-power mode by an analog signal, provide a trigger source when an analog signal is in a certain condition, achieve some current control by working together with a PWM output of a timer and the DAC.

3.19. VREF

- Stable voltage, and product calibrated.
- Connects to VREFP pin to source off-chip circuits.
- 2.048V, 2.5V or 2.9V configurable reference voltage output.

A precision internal reference circuit is inside. The internal voltage reference unit is used to provide voltage reference for ADC / DAC, or used by off-chip circuit connecting to VREFP pin.

3.20. Real time clock (RTC) and backup registers

- Support calendar function, which can support year, month, date, day, hours, minutes, seconds and subseconds (date is the day of week and day is the day of month).
- Daylight saving compensation supported, which is realized through software
- External high-accurate low frequency (50Hz or 60Hz) clock used to achieve higher calendar accuracy performed by reference clock detection option function.
- Atomic clock adjust (max adjust accuracy is 0.95PPM) for calendar calibration performed by digital calibration function.
- Sub-second adjustment by shift function
- Time-stamp function for saving event time
- Three tamper sources can be chosen and tamper type is configurable (RTC_TAMP0, RTC_TAMP1 and RTC_TAMP2).
- Programmable calendar and two field maskable alarms.
- Maskable interrupt source:
 - Alarm 0 and Alarm 1
 - Time-stamp detection
 - Tamper detection
 - Auto wakeup event
- Thirty-two 32-bit (128 bytes total) universal backup registers which can keep data under power saving mode. Backup register will be reset if tamper event detected.

The RTC provides a time which includes hour / minute / second / sub-second and a calendar includes year / month / day / week day. The time and calendar are expressed in BCD code except sub-second. Sub-second is expressed in binary code. Hour adjust for daylight saving time. Working in power saving mode and smart wakeup is software configurable. Support improving the calendar accuracy using extern accurate low frequency clock.

The RTC is an independent timer which provides a set of continuously running counters in

backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.

3.21. Timers and PWM generation

- Three 16-bit Advanced timer (TIMER0, TIMER7, TIMER19), two 16-bit General-L0 timers (TIMER2, TIMER3), two 32-bit General-L0 timers (TIMER1, TIMER4), one 16-bit General-L3 timer (TIMER14), two 16-bit General-L4 timers (TIMER15, TIMER16), two 16-bit Basic timer (TIMER5 & TIMER6).
- Up to 8 independent channels of PWM, output compare or input capture for each general timer and external trigger input.
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match.
- Decoder interface controller with two inputs using quadrature decoder and decoder modes.
- 24-bit SysTick timer down counter.
- 2 watchdog timers (free watchdog timer and window watchdog timer).

The advanced timer (TIMER0, TIMER7, TIMER19) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 8 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned counting modes) and single pulse mode output. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general level 0 timer, can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1/4 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2/3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. The general level 0 timer also supports an encoder interface with two inputs using quadrature decoder mode and decoder mode.

The general level3 timer module (TIMER14) is a three-channel timer that supports both input capture and output compare. They can generate PWM signals to control motor or be used for power management applications. The general level3 timer has a 16-bit counter that can be used as an unsigned counter.

The general level4 timer module (TIMER15/16) is a two-channel timer that supports both input capture and output compare. They can generate PWM signals to control motor or be used for power management applications. The general level4 timer has a 16-bit counter that can be used as an unsigned counter.

The basic timer module(TIMER5/6) has a 16-bit counter that can be used as an unsigned counter. The basic timer TRGO0 is connected to DAC by TRIGSEL module.

The GD32G553xx has two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 32 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter.
- Auto reload capability.
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source.

3.22. High-Resolution Timer (HRTIMER)

- High- resolution timing units: Master_TIMER, Slave_TIMERx (x=0.. 7).
- Synchronization outputs: synchronize external resources as master.
- Synchronization inputs: be synchronized as a slaver.
- Bunch mode controller to handle light-load operation.
- DMA transfer for Master_TIMER requests, Slave_TIMERx (x=0..7) requests are supported.

HRTIMER has a high-resolution counting clock and can be used for high-precision timing. It can generate 16 high resolution and flexible digital signals to control motor or be used for power management applications. It has multiple internal signals connected to the ADC and DAC. It can be used for control and monitoring purposes. It can handle various fault input for safe purposes.

3.23. Low power timer (LPTIMER)

- Counter width: 16-bit.
- Source of counter clock is selectable as internal clock or external clock
- Operating mode: continuous counting mode or single counting mode
- Programmable prescaler: 3 bit.

- Channel output is user-configurable:
Programmable PWM mode, single pulse mode, set mode
- Selectable trigger: software trigger or hardware input trigger
- Decoder mode: decoder mode 0 and decoder mode 1

The LPTIMER is a 16-bit timer and it is able to keep running in all power modes except for standby mode with its diversity of clock sources. The LPTIMER provides a flexible mechanism of the clock, which reduces the power consumption to a minimum while also achieving the required functions and performance. The LPTIMER can be used as a pulse counter with no internal clock source. The LPTIMER has the ability to wake up the system from the low-power modes, and it is suitable for realizing timeout mode with very low power consumption.

3.24. Infrared interface (IFRP)

- The IFRP output signal is decided by TIMER15_CH0 and TIMER16_CH0.
- To get correct infrared ray signal, TIMER15 should generate low frequency modulation envelope signal, and TIMER16 should generate high frequency carrier signal.
- The IFRP output (PB9/PA13) can control LED interface by setting PB9FMPEN in SYSCFG_CFG1.

Infrared interface (IFRP) is used to control infrared light LED, and send out infrared data to implement infrared ray remote control. There is no register in this module, which is controlled by TIMER15 and TIMER16. The capacity of module's output high current can be improved by set the GPIO pin to Fast Mode.

3.25. Universal synchronous/asynchronous receiver transmitter (USART/UART)

- Programmable baud-rate generator allowing speed up to 27 Mbits/s when the clock frequency is 216 MHz and oversampling is by 8, and allowing speed up to 21.25 Mbits/s when the clock frequency is 170 MHz and oversampling is by 8.
- Supports both asynchronous and clocked synchronous serial communication modes.
- IrDA support.
- LIN break generation and detection.
- ISO 7816-3 compliant smartcard interface.

The USART (USART0, USART1, USART2) and UART (UART3, UART4) are used to transfer data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART/UART transmitter and receiver.

3.26. Inter-integrated circuit (I2C)

- Up to four I2C bus interfaces can support both master and slave mode with a frequency up to 1 MHz (Fast mode plus).
- Provide arbitration function, optional PEC (packet error checking) generation and checking.
- Supports 7-bit and 10-bit addressing mode and general call addressing mode.
- SMBus 3.0 and PMBus 1.3 compatible.
- Wakeup from sleep mode and Deep-sleep mode on I2C address match.

The I2C (inter-integrated circuit) module provides an I2C interface which is an industry standard two-line serial interface for MCU to communicate with external I2C interface. I2C bus uses two serial lines: a serial data line, SDA, and a serial clock line, SCL. The I2C interface implements standard I2C protocol with standard mode (up to 100KHz), fast mode (up to 400KHz) and fast mode plus (up to 1MHz) as well as CRC calculation and checking, SMBus (system management bus), and PMBus (power management bus).

3.27. Controller area network (CAN)

- Supports CAN protocol version 2.0A/B.
- Compliant with the ISO 11898-1:2015 standard.
- Supports CAN classical frame with up to 8 data bytes, baudrate up to 1 Mbit/s.
- Supports CAN FD frame with up to 64 data bytes, baudrate up to 8 Mbit/s.
- Supports time stamp based on 16-bit free running counter.
- Maskable interrupts.
- Supports four communication mode: normal mode, Inactive mode, Loopback and silent mode, and Monitor mode.
- Supports two power saving modes: CAN_Disable mode, and Pretended Networking mode.
- Supports transmitter delay compensation for CAN-FD frames at faster data rates.
- Support two wakeup methods for waking up from Pretended Networking mode: wakeup matching event, and wakup timeout event.
- Global network time, synchronized by a specific message.

CAN bus (Controller Area Network) is a bus standard designed to allow microcontrollers and devices to communicate with each other without a host computer. The CAN interface supports the CAN 2.0A/B protocol, ISO 11898-1:2015 and BOSCH CAN-FD specification.

The CAN module is a CAN Protocol controller with a very flexible mailbox system for transmitting and receiving CAN frames. The mailbox system consists of a set of mailboxes that store configuration and control data, timestamp, message ID, and data. The space of up to 32 mailboxes can also be configured as Rx FIFO with ID filtering against up to 104 extended IDs or 208 standard IDs or 416 partial 8-bit IDs, and configure receive FIFO/mailbox private filter register for up to 32 ID filter table elements.

3.28. Serial peripheral interface (SPI)

- Master or slave operation with full-duplex or simplex mode.
- Separate transmit and receive 32-bit FIFO.
- Data frame size can be 4 to 16 bits.
- Hardware CRC calculation, transmission and checking.
- SPI TI mode supported.
- Quad-SPI configuration available in master mode (only in SPI0).

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). All SPIs can be served by the DMA controller. The serial peripheral interface (SPI) provides a SPI protocol of data transmission and reception function in master or slave mode. Both full-duplex and simplex communication modes are supported, with hardware CRC calculation and checking. Quad-SPI master mode is also supported in SPI0.

3.29. Quad-SPI interface (QSPI)

- Three functional modes: normal mode (address extend), read polling mode and memory map mode.
- Fully programmable command format for both normal mode and memory map mode.
- Integrated FIFO for transmission/reception.
- Support SDR and DDR mode.
- 8, 16, or 32-bit data accesses.
- DMA channel for normal mode.

The QSPI is a specialized interface that can communicate with flash memories. This interface supports single, dual or quad SPI FLASH. It can operate in normal mode, read polling mode and memory map mode.

3.30. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash.
- Each bank has its own chip-select signal which can be configured independently.
- Independent read/write timing configuration to a sub-set memory type.
- 8 or 16 bits bus width.
- Write FIFO with max 16 words data storage.

The external memory controller EXMC, is used as a translator for MCU to access a variety of external memory. By configuring the related registers, it can automatically convert AMBA memory access protocol into a specific memory access protocol, such as SRAM, ROM, NOR Flash, PSRAM. Users can also adjust the timing parameters in the configuration registers to improve memory access efficiency. EXMC access space is divided into multiple banks; each bank is assigned to access a specific memory type with flexible parameter configuration as

defined in the control registers. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

3.31. High-Performance Digital Filter (HPDF)

- 8 multiplex digital serial input channels.
 - configurable SPI and Manchester interfaces.
- 8 internal digital parallel input channels.
 - input with up to 16-bit resolution.
 - internal source: ADC data or memory (CPU / DMA write) data stream.
- Configurable Sinc filter and integrator.
 - the order and oversampling rate (decimation rate) of Sinc filter can be configured.
 - sampling rate of configurable integrator.
- Threshold monitor function.
 - independent Sinc filter, configurable order and oversampling rate (decimation rate).
 - configurable data input source: serial channel input data or HPDF output data.
- Malfunction monitor function.
 - A counter with 8 bits is used to monitor the continuous 0 or 1 in the serial channel input data stream.
- Extreme monitor function.
 - store minimum and maximum values of output data values of HPDF.
- Up to 24-bit output data resolution.
- Clock signal can be provided to external sigma delta modulator.
 - provide configurable clock signal by the CKOUT pin.
- Flexible conversion configuration function.
 - the conversion channel is divided into regular group and inserted group.
 - support multiple conversion modes and startup modes.
- HPDF output data is in signed format.

A high performance digital filter module (HPDF) for external sigma delta (Σ - Δ) modulator is integrated in GD32G553xx. HPDF supports SPI interface and Manchester-coded single-wire interface. The external sigma delta modulator can be connected with MCU by the serial interface, and the serial data stream output by sigma delta modulator can be filtered. In addition, HPDF also supports the parallel data stream input, which can be selected from internal ADC peripherals or from MCU memory.

3.32. Filter arithmetic accelerator (FAC)

- Fixed or float multiplier and accumulator.
- 256 x 32-bit local memory.
- 16-bit fixed-point or 32-bit float point input and output.
- Up to three buffers, two input buffers and one output buffer.
- Buffer can be circular.

- FIR and IIR can be realized.
- Vector functions support convolution, Dot product, correlation functions.
- Data can be read and written through DMA.

The filter arithmetic accelerator unit consist of multiplier, accumulator and address generation logic, so as to index vector elements stored in local memory. Circular buffering is valid for both input and output, which allows to realize finite impulse response (FIR) filters and infinite impulse response (IIR) filters. The unit support CPU to be free from frequent or lengthy filtering operations, compared with software implementation, it can accelerate calculations and the processing speed of time critical tasks.

3.33. Debug mode

- Serial wire JTAG debug port (SWJ-DP).

The GD32G553xx series provide a large variety of debug, trace and test features. They are implemented with a standard configuration of the Arm® CoreSight™ module together with a daisy chained standard TAP controller. Debug and trace functions are integrated into the Arm® Cortex®-M33. The debug system supports serial wire debug (SWD) and trace functions in addition to standard JTAG debug.

3.34. Package and operation temperature

- LQFP128 (GD32G553QxTx), LQFP100 (GD32G553VxTx), WLCSP81 (GD32G553MxY7TR), LQFP80 (GD32G553MxTx), LQFP64 (GD32G553RxTx), LQFP48 (GD32G553CxTx) and QFN48 (GD32G553CxUx).
- Operation temperature range: For GD32G553xxx7, -40°C to +105°C (industrial level). For GD32G553xxx3, -40°C to +125°C (industrial level).

4. Electrical characteristics

4.1. Parameter introduction

- Parameter conditions: Unless otherwise specified, all values given for $V_{DD} = V_{DDA} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, and all voltages are referenced to V_{SS} .
- Value guaranteed by design, not 100% tested in production indicates that the value is derived from design or simulation and/or process characteristics.
- Value guaranteed by characterization, not 100% tested in production indicates that the value is derived from random test.
- Value guaranteed by sample, not 100% tested in production indicates that the value is derived from testing parameters with a small sample size.
- If the value is not specially indicated, it means the value guaranteed by 100% tested in production.

See the following table for some abbreviation terms and their descriptions in this chapter.

Table 4-1. Abbreviations

Acronym	Description
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
APB	Advanced Peripheral Bus
CAN	Controller Area Network
DAC	Digital-to-Analog Converter
DMA	Direct Memory Access
GPIO	General Purpose Input/Output
JTAG	Joint Test Action Group
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
SPI	Serial Peripheral Interface

4.2. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-2. Absolute maximum ratings⁽¹⁾

Symbol	Description	Min	Max	Unit
V_{DD}	External voltage range ⁽²⁾	$V_{SS} - 0.3$	$V_{SS} + 4$	V
V_{DDA}	External analog supply voltage ⁽³⁾	$V_{SSA} - 0.3$	$V_{SSA} + 4$	V
V_{BAT}	External battery supply voltage	$V_{SS} - 0.3$	$V_{SS} + 4$	V

Symbol	Description	Min	Max	Unit
V_{IN}	Input voltage on 5V tolerant pin ⁽⁴⁾	$V_{SS} - 0.3$	$V_{DD} + 4$	V
	Input voltage on other I/O	$V_{SS} - 0.3$	4	V
$ \Delta V_{DDx} $	Variations between different VDD power pins	—	50	mV
$ V_{SSx} - V_{SS} $	Variations between different ground pins ⁽⁵⁾	—	50	mV
I_{IO}	Maximum current for GPIO pins	—	20	mA
$\sum I_{IO}$	Maximum current sunk/sourced by all GPIO pin	—	100	
$\sum I_{DD}$	Total current into all VDD pins	—	300	
$\sum I_{SS}$	Total current into all VSS pins	—	300	
I_{INJ}	Injected current on each GPIO pin ⁽⁵⁾	—	-5/0	
$\sum I_{INJ}$	Total injected current on all GPIO pins ⁽⁶⁾	—	± 25	
T_{STG}	Storage temperature range	-65	150	°C
T_J	Maximum junction temperature for grade 7 devices	—	125	°C
	Maximum junction temperature for grade 3 devices	—	135	

- (1) Value guaranteed by design, not 100% tested in production.
- (2) All main power and ground pins should be connected to an external power source within the allowable range.
- (3) It is recommended that VDD and VDDA are powered by the same source. The maximum difference between VDD and VDDA does not exceed 300 mV during power-up and operation.
- (4) V_{IN} maximum value cannot exceed 5.5 V.
- (5) I_{INJ} must never be exceeded. Negative injection on any analog input pins disturbs the analog performance of the device.
- (6) When several inputs are submitted to a current injection, the maximum $\sum I_{INJ}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

4.3. Operating conditions characteristics

Table 4-3. General operating conditions⁽¹⁾⁽⁶⁾


Symbol	Description	Conditions	Min ⁽¹⁾	Max ⁽¹⁾	Unit
V_{DD}	Supply voltage	—	1.71	3.6	V
V_{DDA}	Analog supply voltage	ADC used, $f_{ADC\text{MAX}} = 50$ MHz	1.71	3.6	V
		ADC used, $f_{ADC\text{MAX}} = 80$ MHz	2.4		
		DAC output buffer OFF, DAC_OUT Pin not connected (internal connection only)	1.71		
		DAC work in other mode	1.8		
		VREFBUF used	$V_{REFP} + 0.3$		
$V_{BAT}^{(2)}$	Battery supply voltage	—	1.71	3.6	V
f_{HCLK}	AHB clock frequency for grade 7 devices	$V_{core} = 1.15V$	—	216	MHz
		$V_{core} = 1.1V$	—	170	
	AHB clock frequency for	—	—	170	

Symbol	Description	Conditions	Min ⁽¹⁾	Max ⁽¹⁾	Unit
	grade 3 devices				
f _{APB1}	APB1 clock frequency for grade 7 devices	V _{core} =1.15V	—	216	
		V _{core} =1.1V	—	170	
	APB1 clock frequency for grade 3 devices	—	—	170	
f _{APB2}	APB2 clock frequency for grade 7 devices	V _{core} =1.15V	—	216	
		V _{core} =1.1V	—	170	
	APB2 clock frequency for grade 3 devices	—	—	170	
f _{APB3}	APB3 clock frequency for grade 7 devices	V _{core} =1.15V	—	216	
		V _{core} =1.1V	—	170	
	APB3 clock frequency for grade 3 devices	—	—	170	
P _D ⁽³⁾	Power dissipation at T _A = 105°C of LQFP128 ⁽⁴⁾		—	418	mW
	Power dissipation at T _A = 105°C of LQFP100 ⁽⁴⁾		—	407	
	Power dissipation at T _A = 125°C of LQFP100 ⁽⁴⁾		—	203	
	Power dissipation at T _A = 105°C of WLCSP81 ⁽⁴⁾		—	445	
	Power dissipation at T _A = 105°C of LQFP80 ⁽⁴⁾		—	386	
	Power dissipation at T _A = 125°C of LQFP80 ⁽⁴⁾		—	193	
	Power dissipation at T _A = 105°C of LQFP64 ⁽⁴⁾		—	367	
	Power dissipation at T _A = 125°C of LQFP64 ⁽⁴⁾		—	183	
	Power dissipation at T _A = 105°C of LQFP48 ⁽⁴⁾		—	287	
	Power dissipation at T _A = 125°C of LQFP48 ⁽⁴⁾		—	144	
	Power dissipation at T _A = 105°C of QFN48 ⁽⁴⁾		—	699	
	Power dissipation at T _A = 125°C of QFN48 ⁽⁴⁾		—	350	
T _A	Operating temperature range for grade 7 devices	Maximum power dissipation	-40	105	°C
		Maximum power dissipation	-40	115	
	Operating temperature range for grade 3 devices	Low-power dissipation ⁽⁵⁾	-40	125	

Symbol	Description	Conditions	Min ⁽¹⁾	Max ⁽¹⁾	Unit
T _J	Junction temperature for grade 7 devices	—	-40	125	°C
	Junction temperature for grade 3 devices		-40	135	

- (1) Value guaranteed by design, not 100% tested in production.
- (2) In the application which V_{BAT} supply the backup domains, if the V_{BAT} voltage drops below the minimum value, when V_{DD} is powered on again, it is necessary to refresh the registers of backup domains and enable LXTAL again.
- (3) If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax}.
- (4) For grade 7 devices, the parameter of T_A = 105°C, For grade 3 device, the parameter of T_A = 125°C.
- (5) In low-power dissipation state(In limited power dissipation state), T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section : [Thermal characteristics](#)).
- (6) For the specific usage differences between grade 7 and grade 3 devices, please refer to the application note.

Figure 4-1. Recommended power supply decoupling capacitors⁽¹⁾⁽²⁾



- (1) VREFN pins are internally connected to VSSA pins.
- (2) All decoupling capacitors need to be as close as possible to the pins on the PCB board.

4.4. Power supply requirement characteristics

Table 4-4. Power supply requirement characteristics⁽¹⁾

Symbol	Description	Conditions	Min	Max	Unit
t _{VDD} ⁽¹⁾	V _{DD} rise time rate	—	0	∞	μs/V
	V _{DD} fall time rate		10	∞	
t _{VDDA} ⁽¹⁾	V _{DDA} rise time rate	—	0	∞	
	V _{DDA} fall time rate		10	∞	

- (1) Value guaranteed by design, not 100% tested in production.

Table 4-5. Start-up timings of Operating conditions⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Conditions	Typ	Unit
t _{ST}	Start-up time	Clock source from HXTAL ⁽⁴⁾	2150	μs
		Clock source from IRC8M ⁽⁴⁾	110	
		Clock source from HXTAL ⁽⁵⁾	13.92	ms

Symbol	Description	Conditions	Typ	Unit
		Clock source from IRC8M ⁽⁵⁾	11.86	

- (1) Value guaranteed by sample, not 100% tested in production.
- (2) After power-up, the start-up time is the time between the rising edge of NRST high and the first I/O instruction conversion in SystemInit function.
- (3) PLL is off.
- (4) Excluding the time to initialize SRAM during startup.
- (5) Including the time to initialize 128kB SRAM by software during startup.

Table 4-6. Wake-up time from power saving modes⁽¹⁾⁽²⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
t_{Sleep}	Wakeup from Sleep mode	—	—	2.04		μs
$t_{\text{Deep-sleep}}$	Wakeup from Deep-sleep mode (LDO in normal mode)	—	—	4.08	—	μs
	Wakeup from Deep-sleep mode (LDO in low power mode)	—	—	4.08	—	μs
t_{Standby}	Wakeup from Standby mode	Excluding the time to initialize SRAM during wakeup	—	104	—	μs
		Including the time to initialize 128kB SRAM by software during wakeup	—	10.34	—	ms

- (1) Value guaranteed by sample, not 100% tested in production.
- (2) The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction in SystemInit function under the below conditions: $V_{\text{DD}} = V_{\text{DDA}} = 3.3\text{ V}$, IRC8M = System clock = 8 MHz.

4.5. Power consumption

The power consumption is measured as described in [Figure 4 1. Power consumption measurement diagram](#). The current consumption values are derived from the tests powered by $V_{\text{DD}} = V_{\text{DDA}}$ except BKP_ONLY mode, while the current is I_{SUM} . In BKP_ONLY mode, the RTC unit and LXTAL oscillator are powered by the V_{BAT} , while the current is I_{BAT} . Unless otherwise stated, $V_{\text{DD}} = V_{\text{DDA}} = 3.3\text{ V}$ is applied to supply pins in typical current consumption columns, and $V_{\text{DD}} = V_{\text{DDA}} = V_{\text{DD(MAX)}}$ is applied in maximum current consumption columns.

Figure 4-2. Power consumption measurement diagram




Table 4-7. Power consumption in Run mode⁽³⁾

Symbol	Description	Conditions				Typ ⁽¹⁾				Max ⁽²⁾			Unit
		General	Peripherals	Execute from	f _{HCLK1}	25°C	85°C	105°C	125°C	85°C	105°C	125°C	
I _{SUM}	Sum of supply current from VDD and VDDA (Run mode)	HXTAL = 8 MHz, PLL on, System clock = f _{HCLK1}	All disabled	EFLASH	216 MHz	64.4	70.3	76.2	TBD	TBD	TBD	TBD	mA
					170 MHz	50.2	54.8	59.8	TBD	TBD	TBD	TBD	
					120 MHz	37.8	TBD	TBD	TBD	TBD	TBD	TBD	
					80 MHz	27.6	TBD	TBD	TBD	TBD	TBD	TBD	
					32 MHz	15.0	TBD	TBD	TBD	TBD	TBD	TBD	
					8 MHz	12.9	TBD	TBD	TBD	TBD	TBD	TBD	
		HXTAL = 8 MHz, PLL on, System clock = f _{HCLK1}	All enabled	EFLASH	216 MHz	155.7	165.4	173.5	TBD	TBD	TBD	TBD	
					170 MHz	119.2	126.0	132.5	TBD	TBD	TBD	TBD	
					120 MHz	86.5	TBD	TBD	TBD	TBD	TBD	TBD	
					80 MHz	59.8	TBD	TBD	TBD	TBD	TBD	TBD	
		HXTAL = 8 MHz, PLL on, System clock = f _{HCLK1}	All disabled	SRAM	216 MHz	60	65.8	71.5	TBD	TBD	TBD	TBD	
					170 MHz	46.5	51.4	56.3	TBD	TBD	TBD	TBD	
					120 MHz	35.3	TBD	TBD	TBD	TBD	TBD	TBD	
					80 MHz	25.8	TBD	TBD	TBD	TBD	TBD	TBD	
					32 MHz	14.3	TBD	TBD	TBD	TBD	TBD	TBD	
		HXTAL = 8 MHz, PLL on, System clock = f _{HCLK1}	All enabled	SRAM	8 MHz	12.4	TBD	TBD	TBD	TBD	TBD	TBD	
					216 MHz	156.7	165.9	174.1	TBD	TBD	TBD	TBD	
					170 MHz	119.2	126.3	132.9	TBD	TBD	TBD	TBD	
					120 MHz	86.5	TBD	TBD	TBD	TBD	TBD	TBD	
					80 MHz	60.0	TBD	TBD	TBD	TBD	TBD	TBD	
HXTAL = 8 MHz, PLL on, System clock = f _{HCLK1}	All enabled	SRAM	32 MHz	28.1	TBD	TBD	TBD	TBD	TBD	TBD			
			8 MHz	22.7	TBD	TBD	TBD	TBD	TBD	TBD			
			8 MHz	22.7	TBD	TBD	TBD	TBD	TBD	TBD			

(1) Value guaranteed by sample, not 100% tested in production.

- (2) Value guaranteed by characterization, not 100% tested in production.
(3) During power consumption test, GPIO needs to be configure as Analog Input mode.

Table 4-8. Power consumption in Run mode with different codes⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

Symbol	Description	Conditions			Typ	Unit	Typ	Unit
		General	Execute from	Code				
I _{SUM}	Sum of supply current from VDD and VDDA	HXTAL = 8 MHz, PLL on, System clock = 216 MHz, f _{HCLK1} = 216 MHz, All peripherals disabled	EFLASH	Coremark	65	mA	0.301	mA /MHz
			SRAM	Coremark	63		0.292	
		HXTAL = 8 MHz, PLL on, System clock = 170 MHz, f _{HCLK1} = 170 MHz, All peripherals disabled	EFLASH	Coremark	50.3		0.296	
			SRAM	Coremark	48.8		0.287	

- (1) Value guaranteed by sample, not 100% tested in production.
(2) During power consumption test, GPIO needs to be configure as Analog Input mode.
(3) The pre-fetch buffer is enabled when fetching from EFLASH.
(4) Code compiled with high optimization for space in SRAM.

Table 4-9. Power consumption in Sleep mode⁽³⁾⁽⁴⁾

Symbol	Description	Conditions			Typ ⁽¹⁾				Max ⁽²⁾			Unit
		General	peripherals	f _{HCLK1}	25°C	85°C	105°C	125°C	85°C	105°C	125°C	
I _{SUM}	Sum of supply current from VDD and VDDA (Sleep mode)	HXTAL = 8 MHz, PLL on	All peripheral disabled	216 MHz	44.1	49.5	55.1	TBD	TBD	TBD	TBD	mA
				170 MHz	34.5	39.1	43.9	TBD	TBD	TBD	TBD	
				120 MHz	26.7	TBD	TBD	TBD	TBD	TBD	TBD	
				80 MHz	20.0	TBD	TBD	TBD	TBD	TBD	TBD	
				32 MHz	12.0	TBD	TBD	TBD	TBD	TBD	TBD	
				8 MHz	10.6	TBD	TBD	TBD	TBD	TBD	TBD	
		HXTAL = 8 MHz, PLL on	All peripheral enabled	216 MHz	140.1	149.1	157.2	TBD	TBD	TBD	TBD	
				170 MHz	106.6	113.5	119.9	TBD	TBD	TBD	TBD	
				120 MHz	78.2	TBD	TBD	TBD	TBD	TBD	TBD	
				80 MHz	54.2	TBD	TBD	TBD	TBD	TBD	TBD	
				32 MHz	25.8	TBD	TBD	TBD	TBD	TBD		

Symbol	Description	Conditions			Typ ⁽¹⁾				Max ⁽²⁾			Unit
		General	peripherals	f _{HCLK1}	25°C	85°C	105°C	125°C	85°C	105°C	125°C	
				8 MHz	21.0	TBD	TBD	TBD	TBD	TBD	TBD	

- (1) Value guaranteed by sample, not 100% tested in production.
- (2) Value guaranteed by characterization, not 100% tested in production.
- (3) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC48M, or IRC32K are ON, an additional power consumption should be considered.
- (4) During power consumption test, GPIO needs to be configure as Analog Input mode.

Table 4-10. Power consumption in Deep-sleep mode⁽²⁾

Symbol	Description	Conditions		Typ ⁽³⁾⁽⁴⁾				Max ⁽¹⁾			Unit
		General	V _{DD}	25°C	85°C	105°C	125°C	85°C	105°C	125°C	
I _{SUM}	Sum of supply current from VDD and VDDA (Deep-sleep mode)	LDO in normal mode, IRC32K off, RTC off	1.71V	5.20	TBD	TBD	TBD	TBD	TBD	TBD	mA
			3.3V	5.21	8.05	11.42	TBD	TBD	TBD	TBD	
			3.6V	5.21	TBD	TBD	TBD	TBD	TBD	TBD	
		LDO in Low power mode, IRC32K off, RTC off	1.71V	5.12	TBD	TBD	TBD	TBD	TBD	TBD	
			3.3V	5.12	7.94	11.29	TBD	TBD	TBD	TBD	
			3.6V	5.13	TBD	TBD	TBD	TBD	TBD	TBD	

- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) During power consumption test, GPIO needs to be configure as Analog Input mode.
- (3) Value guaranteed by sample, not 100% tested in production.
- (4) V_{CORE} = 1.0V.

Table 4-11. Power consumption in Standby mode

Symbol	Description	Conditions		Typ ⁽¹⁾				Max ⁽²⁾			Unit
		General	V _{DD}	25°C	85°C	105°C	125°C	85°C	105°C	125°C	
I _{SUM}	Sum of supply current from VDD and VDDA (Standby mode)	LXTAL off, IRC32K on, RTC on	1.71V	1.21	TBD	TBD	TBD	TBD	TBD	TBD	μA
			3.3V	2.06	3.99	7.28	TBD	TBD	TBD	TBD	
			3.6V	2.34	5.05	9.12	TBD	TBD	TBD	TBD	
		LXTAL off, IRC32K on, RTC off	1.71V	1.13	TBD	TBD	TBD	TBD	TBD	TBD	
			3.3V	1.86	3.78	7.06	TBD	TBD	TBD	TBD	
			3.6V	2.12	4.76	8.77	TBD	TBD	TBD	TBD	

Symbol	Description	Conditions		Typ ⁽¹⁾				Max ⁽²⁾			Unit
		General	V _{DD}	25°C	85°C	105°C	125°C	85°C	105°C	125°C	
		LXTAL off, IRC32K off, RTC off	1.71	0.94	TBD	TBD	TBD	TBD	TBD	TBD	
			3.3V	1.57	3.47	6.74	TBD	TBD	TBD	TBD	
			3.6V	1.78	4.43	8.42	TBD	TBD	TBD	TBD	

(1) Value guaranteed by sample, not 100% tested in production.

(2) Value guaranteed by characterization, not 100% tested in production.

Table 4-12. Power consumption in BKP_ONLY mode

Symbol	Description	Conditions		Typ ⁽¹⁾⁽³⁾				Max ⁽²⁾			Unit
		General	V _{BAT}	25°C	85°C	105°C	125°C	85°C	105°C	125°C	
I _{BAT}	RTC current from VBAT, LXTAL bypassed at 32768Hz	VDD off, RTC on	1.71V	0.43	TBD	TBD	TBD	TBD	TBD	TBD	μA
			3.3V	0.65	0.93	1.34	TBD	TBD	TBD	TBD	
			3.6V	0.74	1.10	1.58	TBD	TBD	TBD	TBD	

(1) Value guaranteed by sample, not 100% tested in production.

(2) Value guaranteed by characterization, not 100% tested in production.

(3) LSE low driving.

4.6. EMC characteristics

System level ESD (Electrostatic discharge, according to IEC 61000-4-2) and EFT (Electrical Fast Transient/burst, according to IEC 61000-4-4) testing result is given in the [Table 4-13. System level ESD and EFT characteristics^{\(1\)}](#). System level ESD is for end-customer operation, it includes ESD field events on system level occur in an unprotected area (outside EPA). System level ESD protection necessary to satisfy higher ESD levels.

Table 4-13. System level ESD and EFT characteristics⁽¹⁾

Symbol	Description	Conditions	Package	Class	Level
V _{ESD}	Contact / Air mode high voltage stressed on all I/O pins	V _{DD} =3.3 V, T _J =25 °C f _{HCLK} = 216 MHz IEC 61000-4-2	LQFP128	CD 8kV AD 15kV	4A
			LQFP48	CD 8kV AD 15kV	4A
V _{EFT} ⁽²⁾	Fast transient high voltage burst stressed on Power and GND	V _{DD} =3.3 V, T _J =25 °C f _{HCLK} = 216 MHz IEC 61000-4-4	LQFP128	4kV	4A
			LQFP48	4kV	4A

(1) Value guaranteed by characterization, not 100% tested in production.

(2) EFT test can pass 5kV.

EMI (Electromagnetic Interference) emission test result is given in the [Table 4-14. EMI characteristics](#). The electromagnetic field emitted by the device are monitored while an application, executing EEMBC code, is running. The test is compliant with SAE J1752-3:2017 standard which specifies the test board and the pin loading.

Table 4-14. EMI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Package	Tested frequency band	Max vs. [f _{HXTAL} /f _{HCLK}]	Unit
					8/216 MHz	
S _{EMI}	Peak level	V _{DD} = 3.6 V, T _J =25 °C f _{HCLK} = 216 MHz, conforms to SAE J1752-3:2017	LQFP128	0.15 MHz to 30 MHz	-4.64	dBμV
				30 MHz to 130 MHz	2.44	
				130 MHz to 1 GHz	4.56	
			LQFP48	0.15 MHz to 30 MHz	-7.12	
				30 MHz to 130 MHz	1.44	
				130 MHz to 1 GHz	4.88	

(1) Value guaranteed by characterization, not 100% tested in production.

Component level ESD include HBM (Human body model, according to ANSI/ESDA/JEDEC JS-001) and CDM (ANSI/ESDA/JEDEC JS-002), that ESD field events during manufacturing in an ESD protected area, such as PCB assembly/repair, IC assembly/test and Fab environment. The ESD protected area (EPA) has many measures, for instance ESD protective packaging, grounding person wrist strap to ground (or flooring/footwear), grounded

work surface and ionizer.

Static latch-up (LU, according to JEDEC78) test is based on the two measurement methods, I/O current injection value (I-test) and power supply over-voltage value.

Table 4-15. Component level ESD and latch-up characteristics⁽¹⁾

Symbol	Description	Conditions	Package	Max	Unit	Level
V _{HBM}	Human body model electrostatic discharge voltage (Any pin combination)	T _J = 25 °C JS-001-2017	LQFP128	2000	V	2
V _{CDM}	Charge device model electrostatic discharge voltage (All pins)	T _J = 25 °C JS-002-2018	LQFP128	500	V	C2a
LU	I-test	T _A = 125 °C JESD78F	LQFP128	200	mA	Class II Level A
	V _{supply} over voltage			5.4	V	

(1) Value guaranteed by characterization, not 100% tested in production.

4.7. Power supply supervisor characteristics

Table 4-16. Power supply supervisor characteristics⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
V _{LVD}	Low voltage Detector level selection	LVDT[2:0] = 000(rising edge)	—	2.15	—	V
		LVDT[2:0] = 000(falling edge)	—	2.05	—	
		LVDT[2:0] = 001(rising edge)	—	2.30	—	
		LVDT[2:0] = 001(falling edge)	—	2.20	—	
		LVDT[2:0] = 010(rising edge)	—	2.45	—	
		LVDT[2:0] = 010(falling edge)	—	2.35	—	
		LVDT[2:0] = 011(rising edge)	—	2.60	—	
		LVDT[2:0] = 011(falling edge)	—	2.50	—	
		LVDT[2:0] = 100(rising edge)	—	2.75	—	
		LVDT[2:0] = 100(falling edge)	—	2.65	—	
		LVDT[2:0] = 101(rising edge)	—	2.90	—	
		LVDT[2:0] = 101(falling edge)	—	2.80	—	
		LVDT[2:0] = 110(rising edge)	—	3.00	—	
		LVDT[2:0] = 110(falling edge)	—	2.90	—	
V _{LVDhyst}	LVD hysteresis	—	—	100	—	mV
V _{POR}	Power on reset threshold	—	—	1.63	—	V

Symbol	Description	Conditions	Min	Typ	Max	Unit
V _{PDR}	Power down reset threshold	—	—	1.61	—	V
V _{PDRhyst}	PDR hysteresis	—	—	20	—	mV
V _{BOR}	Brownout level selection	BOR_TH[1:0] = 01(rising edge)	—	2.3	—	V
		BOR_TH[1:0] = 01(falling edge)	—	2.2	—	
		BOR_TH[1:0] = 10(rising edge)	—	2.6	—	
		BOR_TH[1:0] = 10(falling edge)	—	2.5	—	
		BOR_TH[1:0] = 11(rising edge)	—	2.9	—	
		BOR_TH[1:0] = 11(falling edge)	—	2.8	—	
V _{BORhyst}	BOR hysteresis	—	—	100	—	mV
t _{rstTEMPO}	Reset temporization	—	—	254	—	us
V _{AVD}	Analog voltage detector for V _{DDA} level selection	VAVDVC[1:0] = 00(rising edge)	—	1.8	—	V
		VAVDVC[1:0] = 00(falling edge)	—	1.7	—	
		VAVDVC[1:0] = 01(rising edge)	—	2.2	—	
		VAVDVC[1:0] = 01(falling edge)	—	2.1	—	
		VAVDVC[1:0] = 10(rising edge)	—	2.6	—	
		VAVDVC[1:0] = 10(falling edge)	—	2.5	—	
		VAVDVC[1:0] = 11(rising edge)	—	2.9	—	
		VAVDVC[1:0] = 11(falling edge)	—	2.8	—	
V _{hyst_AVd}	Hysteresis of V _{DDA} voltage detector	—	—	100	—	mV
V _{OVD}	Analog voltage detector for V _{1.1V} over level selection	VOVDVC[1:0] = 00(rising edge)	—	1.25	—	V
		VOVDVC[1:0] = 00(falling edge)	—	1.225	—	
		VOVDVC[1:0] = 01(rising edge)	—	1.35	—	
		VOVDVC[1:0] = 01(falling edge)	—	1.325	—	
		VOVDVC[1:0] = 10(rising edge)	—	1.45	—	
		VOVDVC[1:0] = 10(falling edge)	—	1.425	—	
		VOVDVC[1:0] = 11(rising edge)	—	1.55	—	
		VOVDVC[1:0] = 11(falling edge)	—	1.525	—	
V _{hyst_OVD}	Hysteresis of V _{1.1V} over voltage detector	—	—	25	—	mV
V _{UVD}	Analog voltage detector for V _{1.1V} under level selection	VUVDVC[1:0] = 00(rising edge)	—	0.975	—	V
		VUVDVC[1:0] = 00(falling edge)	—	0.95	—	
		VUVDVC[1:0] = 01(rising edge)	—	0.875	—	
		VUVDVC[1:0] = 01(falling edge)	—	0.85	—	

Symbol	Description	Conditions	Min	Typ	Max	Unit
		VUVDVC[1:0] = 10(rising edge)	—	0.775	—	
		VUVDVC[1:0] = 10(falling edge)	—	0.75	—	
		VUVDVC[1:0] = 11(rising edge)	—	0.675	—	
		VUVDVC[1:0] = 11(falling edge)	—	0.65	—	
V _{hyst_UVD}	Hysteresis of V _{1.1V} voltage under detector	—	—	25	—	mV

(1) Value guaranteed by design, not 100% tested in production.

4.8. Voltage reference buffer characteristics

Table 4-17. Voltage reference buffer characteristics⁽¹⁾


Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
V _{DDA}	Supply voltage	Normal mode, V _{DDA} =3.3V	VREFS = 00	2.4	3.3	3.6	V
			VREFS = 01	2.8	3.3	3.6	
			VREFS = 10	3.135	3.3	3.6	
		Degraded mode ⁽⁴⁾	VREFS = 00	1.65	—	2.4	
			VREFS = 01	1.65	—	2.8	
			VREFS = 10	1.65	—	3.135	
V _{REFBUF_OUT}	Voltage Reference Buffer Output	Normal mode, at 3.3V, -40~105°C for grade 7 devices	VREFS = 01	TBD ⁽²⁾	2.5 ⁽³⁾	TBD ⁽²⁾	
		Normal mode, at 3.3V, -40~125°C for grade 3 devices	VREFS = 01	TBD ⁽²⁾	2.5 ⁽³⁾	TBD ⁽²⁾	
		Degraded mode ⁽⁴⁾	VREFS = 01	V _{DDA} - 0.27	—	V _{DDA}	
TRIM	Trim step resolution	—	—	0.11	0.13	%	
C _L	Load capacitor	—	0.5	1	1.5	μF	
ESR	Equivalent Serial Resistor of C _L	—	—	—	2	Ω	
I _{LOAD}	Load current	—	—	—	6.5	mA	
t _{START}	Start-up time	CL=0.5 μF	—	751	—	μs	
		CL=1 μF	—	751	—		
		CL=1.5 μF	—	751	—		
I _{DDA} (V _{REFBUF})	consumption from V _{DDA}	I _{LOAD} = 0 μA	—	29	34.2	μA	
		I _{LOAD} = 500 μA	—	29	34.2		
		I _{LOAD} = 4 mA	—	29	34.2		
I _{INRUSH} ⁽⁵⁾	Control of maximum DC current drive on	—	—	12.6	—	mA	

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
	V _{REFBUF_OUT} during startup phase					
Regu(LINE) ⁽⁶⁾	Line regulation	I _{load} = 500 μA	—	450	—	ppm
		I _{load} = 4 mA	—	480	—	μV
Regu(LOAD)	Load regulation	500 μA ≤ I _{LOAD} ≤ 4 mA	—	24	—	ppm / mA
T _{COEFF}	Temperature drift	-40 °C < T _J < +135 °C	—	—	60 ⁽⁷⁾	ppm / °C
PSRR	Power supply rejection	DC	—	—	60	—
		100kHz	—	—	45	—

- (1) Value guaranteed by design, not 100% tested in production.
- (2) Value guaranteed by characterization, not 100% tested in production.
- (3) Value guaranteed by sample, not 100% tested in production.
- (4) In degraded mode, the voltage reference buffer can not maintain accurately the output voltage which follows (V_{DDA} – drop voltage).
- (5) To correctly control V_{REFBUF} inrush current during start-up phase and scaling change, the V_{DDA} voltage should be in the range (2.4 V to 3.6 V) for VREFS = 00, (2.8V to 3.6 V) for VREFS = 01, (3.135V to 3.6 V) for VREFS = 1X.
- (6) Line regulation is given for overall supply variation, in normal mode.
- (7) The value represents the total VREFBUF combined temperature drift caused by all modules, with the temperature drift caused by VREFBUF being 15 ppm / °C.

4.9. External clock characteristics

Figure 4-3. Internal structure diagram of OSCIN and OSCOUT pin



It is strongly recommended to measure the oscillation allowance (negative resistance) in the final target system (layout) to determine which load capacitors will best tune their resonator/crystal to the microcontroller device for optimum start-up and operation over temperature/voltage extremes.

Table 4-18. High speed external clock (HXTAL) generated from a crystal/ceramic

characteristics⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
f_{HXTAL}	Crystal or ceramic frequency	$1.71 \text{ V} \leq V_{\text{DD}} \leq 3.6 \text{ V}$	4	8	48	MHz
R_{F}	Feedback resistor	$V_{\text{DD}} = 3.3 \text{ V}$	—	400	—	k Ω
$C_{\text{HXTAL}}^{(2)}$	Recommended load capacitance on OSCIN and OSCOUT	—	—	20	30	pF
$\text{Ducy}_{(\text{HXTAL})}$	Crystal or ceramic duty cycle	—	30	50	70	%
$g_{\text{m}}^{(3)}$	Oscillator transconductance	Startup	—	30	—	mA/V
I_{DDHXTAL}	Crystal or ceramic operating current	$V_{\text{DD}} = 3.3 \text{ V}$ $R_{\text{m}}=30 \Omega$, $C_{\text{L}}=10 \text{ pF}$, $f_{\text{HCLK}} = f_{\text{IRC8M}} = 8 \text{ MHz}$	—	0.55	—	mA
$t_{\text{START}(\text{HXTAL})}$	Crystal or ceramic startup time	$V_{\text{DD}} = 3.3 \text{ V}$, $f_{\text{HCLK}} = f_{\text{IRC8M}} = 8 \text{ MHz}$	—	2	—	ms

(1) Value guaranteed by design, not 100% tested in production.


(2) $C_{\text{HXTAL1}} = C_{\text{HXTAL2}} = 2 * (C_{\text{LOAD}} - C_{\text{S}})$, For C_{HXTAL1} and C_{HXTAL2} , it is recommended matching capacitance on OSCIN and OSCOUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_{S} , it is PCB and MCU pin stray capacitance.

(3) More details about g_{m} could be found in [AN052 GD32 MCU Resonator-Based Clock Circuits](#).

Table 4-19. High speed external clock characteristics (HXTAL in bypass mode)⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
$f_{\text{HXTAL_ext}}$	External clock source or oscillator frequency	$1.71 \text{ V} \leq V_{\text{DD}} \leq 3.6 \text{ V}$	1	—	50	MHz
V_{HXTALH}	OSCIN input pin high level voltage	$V_{\text{DD}} = 3.3 \text{ V}$	$0.7 V_{\text{DD}}$	—	V_{DD}	V
V_{HXTALL}	OSCIN input pin low level voltage		V_{SS}	—	$0.3 V_{\text{DD}}$	V
$t_{\text{H/L}(\text{HXTAL})}$	OSCIN high or low time	—	5	—	—	ns
$t_{\text{R/F}(\text{HXTAL})}$	OSCIN rise or fall time	—	—	—	10	ns
C_{IN}	OSCIN input capacitance	—	—	5	—	pF
$\text{Ducy}_{(\text{HXTAL})}$	Duty cycle	—	40	—	60	%

(1) Value guaranteed by design, not 100% tested in production.

Figure 4-4. High-speed external clock source AC timing diagram

Table 4-20. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
f_{LXTAL}	Crystal or ceramic frequency	$V_{\text{DD}} = 3.3 \text{ V}$	—	32.768	—	kHz

Symbol	Description	Conditions	Min	Typ	Max	Unit
$C_{LXTAL}^{(2)}$	Recommended matching capacitance on OSC32IN and OSC32OUT	—	—	10	—	pF
$Ducy_{(LXTAL)}$	Crystal or ceramic duty cycle	—	30	—	70	%
$g_m^{(3)}$	Oscillator transconductance	Low driving capability	—	5.8	—	$\mu A/V$
		Medium driving capability	—	9.1	—	
		Higher driving capability	—	12	—	
$I_{DDLXTAL}$	Crystal or ceramic operating current	LXTALDRI[1:0] = 01	—	500	—	nA
		LXTALDRI[1:0] = 10	—	670	—	
		LXTALDRI[1:0] = 11	—	790	—	
$t_{START(LXTAL)}$	Crystal or ceramic startup time	—	—	2	—	s

- (1) Value guaranteed by design, not 100% tested in production.
- (2) $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} - C_S)$, For C_{LXTAL1} and C_{LXTAL2} , it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.
- (3) More details about g_m could be found in [AN052 GD32 MCU Resonator-Based Clock Circuits](#).

Table 4-21. Low speed external user clock characteristics (LXTAL in bypass mode) ⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
f_{LXTAL_ext}	External clock source or oscillator frequency	$V_{DD} = 3.3 V$	—	32.768	1000	kHz
V_{LXTALH}	OSC32IN input pin high level voltage	—	$0.7 V_{DD}$	—	V_{DD}	V
V_{LXTALL}	OSC32IN input pin low level voltage	—	V_{SS}	—	$0.3 V_{DD}$	
$t_{H/L(LXTAL)}$	OSC32IN high or low time	—	450	—	—	ns
$t_{R/F(LXTAL)}$	OSC32IN rise or fall time	—	—	—	50	
C_{IN}	OSC32IN input capacitance	—	—	5	—	pF
$Ducy_{(LXTAL)}$	Duty cycle	—	30	50	70	%

- (1) Value guaranteed by design, not 100% tested in production.



Figure 4-5. Low-speed external clock source AC timing diagram


Figure 4-6. Recommended external OSCIN and OSCOUT pins circuit for crystal


4.10. Internal clock characteristics

Table 4-22. High speed internal clock (IRC8M) characteristics⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
f_{IRC8M}	High Speed Internal Oscillator (IRC8M) frequency	$V_{DD} = V_{DDA} = 3.3\text{ V}$	—	8	—	MHz
$Drift_{IRC8M}$	IRC8M oscillator Frequency drift, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3\text{ V}$, $T_A = -40\text{ °C} \sim +105\text{ °C}$ for grade 7 devices	TBD ⁽²⁾	—	TBD ⁽²⁾	%
		$V_{DD} = V_{DDA} = 3.3\text{ V}$, $T_A = -40\text{ °C} \sim +125\text{ °C}$ for grade 3 devices	TBD ⁽²⁾	—	TBD ⁽²⁾	%
		$V_{DD} = V_{DDA} = 3.3\text{ V}$, $T_A = 25\text{ °C}$	TBD ⁽²⁾	—	TBD ⁽²⁾	%
	IRC8M oscillator Frequency drift, User trimming step ⁽¹⁾	—	—	0.3	—	%
D_{ucy}_{IRC8M}	IRC8M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3\text{ V}$	45	50	55	
$\Delta_{Temp}(IRC8M)$	IRC8M oscillator frequency drift over temperature	$T_A = 0\text{ to }105\text{ °C}$ for grade 7 devices	TBD ⁽²⁾	—	TBD ⁽²⁾	
		$T_A = 0\text{ to }125\text{ °C}$ for grade 3 devices	TBD ⁽²⁾	—	TBD ⁽²⁾	
$\Delta_{VDD}(IRC8M)$	IRC8M oscillator frequency drift over V_{DD}	$V_{DD} = 1.71\text{ V to }3.6\text{ V}$	TBD ⁽²⁾	—	TBD ⁽²⁾	
$I_{DDA}(IRC8M)$	IRC8M oscillator operating current	$V_{DD} = V_{DDA} = 3.3\text{ V}$	36	70	85	μA
$t_{START}(IRC8M)$	IRC8M oscillator startup time	$V_{DD} = V_{DDA} = 3.3\text{ V}$	1.1	1.2	1.7	μs
$t_{stab}(IRC8M)$	IRC8M oscillator stabilization time	$V_{DD} = V_{DDA} = 3.3\text{ V}$	—	1.2	1.7	

(1) Value guaranteed by design, not 100% tested in production.

(2) Value guaranteed by characterization, not 100% tested in production.

Table 4-23. Low speed internal clock (IRC32K) characteristics

Symbol	Description	Conditions	Min	Typ	Max	Unit
$f_{\text{IRC32K}}^{(2)}$	Low Speed Internal oscillator (IRC32K) frequency	$V_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{ V}$, $T_{\text{A}} = 25 \text{ }^{\circ}\text{C}$	TBD	32.0	TBD	kHz
		$T_{\text{A}} = -40 \text{ to } 105 \text{ }^{\circ}\text{C}$ for grade 7 devices	TBD	—	TBD	
		$T_{\text{A}} = -40 \text{ to } 125 \text{ }^{\circ}\text{C}$ for grade 3 devices	TBD	—	TBD	
$I_{\text{DDAIRC32K}}^{(1)}$	IRC32K oscillator operating current	$V_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{ V}$, $f_{\text{HCLK}} = f_{\text{HXTAL_PLL}} = 180 \text{ MHz}$	—	0.33	—	μA
$t_{\text{START(IRC32K)}}^{(1)}$	IRC32K oscillator startup time	$V_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{ V}$, $f_{\text{HCLK}} = f_{\text{HXTAL_PLL}} = 180 \text{ MHz}$	—	34	—	μs
$t_{\text{STAB(IRC32K)}}^{(1)}$	IRC32K oscillator stabilization time	5% of final frequency	—	32	87	μs

(1) Value guaranteed by design, not 100% tested in production.

(2) Value guaranteed by characterization, not 100% tested in production.

4.11. PLL characteristics

Table 4-24. PLL characteristics⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
V_{DD}	PLL supply voltage of HV	—	1.71	3.3	3.6	V
$f_{\text{PLL_IN}}^{(2)}$	PLL input clock frequency	—	2.66	—	16	MHz
$f_{\text{PLL_OUT}}$	PLL output clock frequency	—	96	—	480	MHz
$f_{\text{VCO_OUT}}$	PLL VCO output clock frequency	—	96	—	480	MHz
$f_{\text{PLL_OUT_duty cycle}}$	Dutycycle PLL output clock frequency	—	45	—	55	%
t_{LOCK}	PLL lock time	—	—	—	400	μs
Jitter ⁽²⁾	RMS cycle-to-cycle Jitter	PLL VCO clock 300 MHz	—	20.2	—	ps
	RMS period Jitter		—	15.1	—	
I_{DD}	Current consumption on V_{DD}	PLL VCO clock 480 MHz	—	570	—	μA
		PLL VCO clock 96 MHz	—	182	—	

(1) Value guaranteed by design, not 100% tested in production.

(2) The input reference clock frequency of the pre divided PLL.

4.12. Memory characteristics

Table 4-25. Flash memory characteristics ⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
I _{DD(FLASH)}	Max supply current from V _{DD} during FLASH operation	Erasing	—	—	4.8	mA
		Programming	—	—	3.8	
PE _{CYC}	Number of guaranteed program /erase cycles before failure (Endurance)	—	100	—	—	kcycles
t _{RET}	Data retention time	—	10	—	—	years
t _{PROG}	64-bit programming time	—	—	80	—	μs
t _{PROG_PAGE}	One page (2 Kbytes) programming time	Normal programming	—	20	—	ms
t _{PROG_BANK}	One bank (256 Kbyte) programming time	Normal programming	—	2621	—	
t _{ERASE}	Page erase time	—	1	—	20	
t _{MERASE}	Mass erase time	—	—	—	20	

(1) Value guaranteed by design, not 100% tested in production.


4.13. NRST pin characteristics

Table 4-26. NRST pin characteristics⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
V _{IL(NRST)}	NRST Input low level voltage	—	—	—	0.3 V _{DD}	V
V _{IH(NRST)}	NRST Input high level voltage		0.7 V _{DD}	—	—	
V _{hyst}	Schmidt trigger Voltage hysteresis	V _{DD} = V _{DDA} = 1.71 V	—	383	—	mV
		V _{DD} = V _{DDA} = 3.3 V	—	540	—	
		V _{DD} = V _{DDA} = 3.6 V	—	570	—	
t _{NRST_F}	Generated filtered reset pulse duration	—	—	—	100	ns
t _{NRST_NF}	Generated not filtered reset pulse duration	—	350	—	—	

(1) Value guaranteed by design, not 100% tested in production.

Figure 4-7. Recommended external NRST pin circuit⁽¹⁾



(1) Unless the voltage on NRST pin go below $V_{IL(NRST)}$ level, the device would not generate a reliable reset.

4.14. GPIO current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below VSS or above VDD (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures. The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the $-5 \mu A/+0 \mu A$ range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 4-27. GPIO current injection susceptibility⁽¹⁾

Symbol	Description		Functional susceptibility		Unit
			Negative injection	Positive injection	
$I_{INJ}^{(1)}$	Injected current on pin	Input current on 5V tolerant pin	-5	NA	mA
		Input current on other I/O(Except BOOT0)	-5	0	
		BOOT0	0	NA	

(1) Value guaranteed by design, not 100% tested in production.

4.15. GPIO characteristics

More details about GPIO could be found in [AN092 GD32 MCU GPIO structure and precautions](#).

Table 4-28. I/O static characteristics

Symbol	Description	Conditions	Min	Typ	Max	Unit
$V_{IL}^{(1)}$	Standard IO Low level input voltage	$1.71\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$	—	—	$0.39 V_{DD} - 0.06$	V
	5V-tolerant IO Low level input voltage	$1.71\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$	—	—	$0.39 V_{DD} - 0.06$	V
$V_{IH}^{(1)}$	Standard IO High level input voltage	$1.71\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$	$0.49 V_{DD} + 0.26$	—	—	V
	5V-tolerant IO High level input voltage	$1.71\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$	$0.49 V_{DD} + 0.26$	—	—	V
$V_{HYS}^{(1)}$	Input hysteresis	$1.71\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$	—	510	—	mV
$I_{LEAK}^{(2)}$	Standard IO input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	—	—	TBD	nA
	5V-tolerant IO input leakage current	$V_{IN} = 5\text{ V}$	—	—	TBD	
$R_{PU}^{(1)}$	Internal pull-up resistor	All pins	—	40	—	k Ω
$R_{PD}^{(1)}$	Internal pull-down resistor	All pins	—	40	—	k Ω
$C_{IO}^{(1)}$	I/O pin capacitance	I/O pin capacitance	—	5	—	pF

(1) Value guaranteed by design, not 100% tested in production.

(2) Value guaranteed by characterization, not 100% tested in production.

Table 4-29. Output voltage characteristics for all I/Os except PC13, PC14, PC15⁽³⁾

Symbol	Description	Conditions	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Unit
V_{OL} (IO_speed = 12MHz)	Low level output voltage for an IO Pin ($I_{IO} = +1\text{ mA}$)	$V_{DD} = 1.71\text{ V}$	TBD	0.10	TBD	V
		$V_{DD} = 3.3\text{ V}$	TBD	0.06	TBD	
		$V_{DD} = 3.6\text{ V}$	TBD	0.06	TBD	
	Low level output voltage for an IO Pin ($I_{IO} = +4\text{ mA}$)	$V_{DD} = 1.71\text{ V}$	TBD	0.51	TBD	
		$V_{DD} = 3.3\text{ V}$	TBD	0.25	TBD	
		$V_{DD} = 3.6\text{ V}$	TBD	0.25	TBD	
V_{OH} (IO_speed = 12MHz)	High level output voltage for an IO Pin ($I_{IO} = +1\text{ mA}$)	$V_{DD} = 1.71\text{ V}$	TBD	1.58	TBD	V
		$V_{DD} = 3.3\text{ V}$	TBD	3.23	TBD	
		$V_{DD} = 3.6\text{ V}$	TBD	3.53	TBD	
	High level output voltage for an IO Pin ($I_{IO} = +4\text{ mA}$)	$V_{DD} = 1.71\text{ V}$	TBD	0.96	TBD	
		$V_{DD} = 3.3\text{ V}$	TBD	2.99	TBD	
		$V_{DD} = 3.6\text{ V}$	TBD	3.31	TBD	
V_{OL}	High level output	$V_{DD} = 1.71\text{ V}$	TBD	0.17	TBD	V

Symbol	Description	Conditions	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Unit
(IO_speed = 60MHz)	voltage for an IO Pin (I _{IO} = +4 mA)	V _{DD} = 3.3 V	TBD	0.11	TBD	
		V _{DD} = 3.6 V	TBD	0.10	TBD	
	High level output voltage for an IO Pin (I _{IO} = +8 mA)	V _{DD} = 1.71 V	TBD	0.38	TBD	
		V _{DD} = 3.3 V	TBD	0.21	TBD	
	High level output voltage for an IO Pin (I _{IO} = +15 mA)	V _{DD} = 3.6 V	TBD	0.21	TBD	
		V _{DD} = 3.3 V	TBD	0.41	TBD	
V _{OH} (IO_speed = 60MHz)	High level output voltage for an IO Pin (I _{IO} = +4 mA)	V _{DD} = 1.71 V	TBD	1.49	TBD	V
		V _{DD} = 3.3 V	TBD	3.18	TBD	
		V _{DD} = 3.6 V	TBD	3.48	TBD	
	High level output voltage for an IO Pin (I _{IO} = +8 mA)	V _{DD} = 1.71 V	TBD	1.19	TBD	
		V _{DD} = 3.3 V	TBD	3.04	TBD	
	High level output voltage for an IO Pin (I _{IO} = +15 mA)	V _{DD} = 3.6 V	TBD	3.36	TBD	
V _{OL} (IO_speed = 85MHz)	Low level output voltage for an IO Pin (I _{IO} = +4 mA)	V _{DD} = 1.71 V	TBD	0.12	TBD	V
		V _{DD} = 3.3 V	TBD	0.08	TBD	
		V _{DD} = 3.6 V	TBD	0.08	TBD	
	Low level output voltage for an IO Pin (I _{IO} = +8 mA)	V _{DD} = 1.71 V	TBD	0.26	TBD	
		V _{DD} = 3.3 V	TBD	0.16	TBD	
	Low level output voltage for an IO Pin (I _{IO} = +15 mA)	V _{DD} = 3.6 V	TBD	0.15	TBD	
V _{OH} (IO_speed = 85MHz)	High level output voltage for an IO Pin (I _{IO} = +4 mA)	V _{DD} = 1.71 V	TBD	1.55	TBD	V
		V _{DD} = 3.3 V	TBD	3.21	TBD	
		V _{DD} = 3.6 V	TBD	3.51	TBD	
	High level output voltage for an IO Pin (I _{IO} = +8 mA)	V _{DD} = 1.71 V	TBD	1.37	TBD	
		V _{DD} = 3.3 V	TBD	3.12	TBD	
	High level output voltage for an IO Pin (I _{IO} = +15 mA)	V _{DD} = 3.6 V	TBD	3.42	TBD	
V _{OL} (IO_speed = 100/220MHz)	High level output voltage for an IO Pin (I _{IO} = +8 mA)	V _{DD} = 1.71 V	TBD	0.18	TBD	V
		V _{DD} = 3.3 V	TBD	0.11	TBD	
		V _{DD} = 3.6 V	TBD	0.11	TBD	
	High level output voltage for an IO Pin (I _{IO} = +10 mA)	V _{DD} = 1.71 V	TBD	0.23	TBD	
		V _{DD} = 3.3 V	TBD	0.14	TBD	
	High level output	V _{DD} = 3.6 V	TBD	0.14	TBD	
		V _{DD} = 3.3 V	TBD	0.29	TBD	

Symbol	Description	Conditions	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Unit
V _{OH} (IO_speed = 100/220MHz)	voltage for an IO Pin (I _{IO} = +20 mA)	V _{DD} = 3.6 V	TBD	0.28	TBD	
	High level output voltage for an IO Pin (I _{IO} = +8 mA)	V _{DD} = 1.71 V	TBD	1.48	TBD	
		V _{DD} = 3.3 V	TBD	3.17	TBD	
		V _{DD} = 3.6 V	TBD	3.47	TBD	
	High level output voltage for an IO Pin (I _{IO} = +10 mA)	V _{DD} = 1.71 V	TBD	1.41	TBD	
		V _{DD} = 3.3 V	TBD	3.13	TBD	
		V _{DD} = 3.6 V	TBD	3.44	TBD	
	High level output voltage for an IO Pin (I _{IO} = +20 mA)	V _{DD} = 3.3 V	TBD	2.95	TBD	
		V _{DD} = 3.6 V	TBD	3.27	TBD	

(1) Value guaranteed by characterization, not 100% tested in production.

(2) Value guaranteed by sample, not 100% tested in production.

(3) All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current (typical source capability: 3 mA shared between these IOs, but sink capability is same as other IO), the speed of GPIOs PC13 to PC15 should not exceed 2 MHz when they are in output mode (maximum load: 30 pF).

Table 4-30. I/O port AC characteristics⁽¹⁾⁽²⁾⁽³⁾

Speed	Symbol	Description	Conditions	Min	Typ	Max	Unit
00	t _R /t _F	Output high to low level fall time and output low to high level rise time	2.5 ≤ V _{DD} ≤ 3.6 V, C _L = 10 pF	—	—	6.2	ns
			1.71 ≤ V _{DD} ≤ 2.5 V, C _L = 10 pF	—	—	9.7	
			2.5 ≤ V _{DD} ≤ 3.6 V, C _L = 30 pF	—	—	14.1	
			1.71 ≤ V _{DD} ≤ 2.5 V, C _L = 30 pF	—	—	21.7	
			2.5 ≤ V _{DD} ≤ 3.6 V, C _L = 50 pF	—	—	22	
			1.71 ≤ V _{DD} ≤ 2.5 V, C _L = 50 pF	—	—	34	
01	t _R /t _F	Output high to low level fall time and output low to high level rise time	2.5 ≤ V _{DD} ≤ 3.6 V, C _L = 10 pF	—	—	2.6	ns
			1.71 ≤ V _{DD} ≤ 2.5 V, C _L = 10 pF	—	—	4.2	
			2.5 ≤ V _{DD} ≤ 3.6 V, C _L = 30 pF	—	—	5.6	
			1.71 ≤ V _{DD} ≤ 2.5 V, C _L = 30 pF	—	—	9.1	
			2.5 ≤ V _{DD} ≤ 3.6 V, C _L = 50 pF	—	—	8.5	
			1.71 ≤ V _{DD} ≤ 2.5 V, C _L = 50 pF	—	—	13.9	
10	t _R /t _F	Output high to low level fall time and output low to high level rise time	2.5 ≤ V _{DD} ≤ 3.6 V, C _L = 10 pF	—	—	2.0	ns
			1.71 ≤ V _{DD} ≤ 2.5 V, C _L = 10 pF	—	—	3.3	
			2.5 ≤ V _{DD} ≤ 3.6 V, C _L = 30 pF	—	—	4.0	
			1.71 ≤ V _{DD} ≤ 2.5 V, C _L = 30 pF	—	—	6.6	
			2.5 ≤ V _{DD} ≤ 3.6 V, C _L = 50 pF	—	—	6.3	
			1.71 ≤ V _{DD} ≤ 2.5 V, C _L = 50 pF	—	—	10.0	
11	t _R /t _F	Output high to low level fall time and output low to high level rise time	2.5 ≤ V _{DD} ≤ 3.6 V, C _L = 10 pF	—	—	1.5	ns
			1.71 ≤ V _{DD} ≤ 2.5 V, C _L = 10 pF	—	—	2.5	
			2.5 ≤ V _{DD} ≤ 3.6 V, C _L = 30 pF	—	—	2.9	
			1.71 ≤ V _{DD} ≤ 2.5 V, C _L = 30 pF	—	—	4.8	
			2.5 ≤ V _{DD} ≤ 3.6 V, C _L = 50 pF	—	—	4.4	

Speed	Symbol	Description	Conditions	Min	Typ	Max	Unit
			$1.71 \leq V_{DD} \leq 2.5 \text{ V}$, $C_L = 50 \text{ pF}$	—	—	7.2	

- (1) The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.
- (2) Value guaranteed by design, not 100% tested in production.
- (3) The data is for reference only, and the specific values are related to PCB Layout.

4.16. High-precision temperature sensor characteristics

Table 4-31. High-precision temperature sensor characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{25}	Uncalibrated Offset	$T_J = 25 \text{ }^\circ\text{C}$	—	1012	—	mV
E_{OFF}	Uncalibrated Offset Error	$T_J = 25 \text{ }^\circ\text{C}$	—	± 4.2	—	mV
Avg_Slope	Average slope	—	—	3.2	—	mV/ $^\circ\text{C}$
E_M	Slope Error	—	—	35	—	$\mu\text{V}/^\circ\text{C}$
LIN	Linearity	$T_J = -40 \text{ }^\circ\text{C}$ to $135 \text{ }^\circ\text{C}$	—	1.6	—	$^\circ\text{C}$
t_{s_temp}	ADC sampling time when reading the temperature	—	10	—	—	μs
t_{ON}	Turn-on Time	$f_{ADC} = 5 \text{ MHz}$, $t_{s_temp} = 10 \text{ } \mu\text{s}$	—	37.8	—	μs
$ETOT^{(2)(3)(4)}$	Temp Sensor Error Using Typical Slope and Factory-Calibrated Offset	$T_J = -40 \text{ }^\circ\text{C}$ to $135 \text{ }^\circ\text{C}$	—	-3 ~ 4	—	$^\circ\text{C}$

- (1) Value guaranteed by design, not 100% tested in production.
- (2) The error is the average result of 100 times and represents the chip junction temperature error. The chip self-heating shall be considered when testing ambient temperature
- (3) The error caused by ADC conversion and provided temperature calculation formula is not included.
- (4) Note: ADC2 clock should not be configured greater than 5MHz and the sampling time should greater than t_{s_temp} when use the high precision temperature sensor by ADC conversion.

Table 4-32. High-precision temperature sensor calibration values

Symbol	Parameter	Memory address
HPTS_CAL	High-precision temperature sensor raw data acquired value at 25°C , $V_{DD} = V_{DDA}$ $=V_{REFP} = 3.3 \text{ V}$	0x1FFFB3D8-0x1FFFB3D9

4.17. Temperature sensor characteristics

Table 4-33. Temperature sensor characteristics⁽¹⁾

Symbol	Description	Min	Typ	Max	Unit
T_L	VSENSE linearity with temperature	—	± 5	—	$^\circ\text{C}$
Avg_Slope	Average slope	—	3.99	—	mV/ $^\circ\text{C}$
V_{25}	Voltage at $25 \text{ }^\circ\text{C}$	—	1.25	—	V
$t_{s_temp}^{(2)}$	ADC sampling time when reading the temperature	—	17.1	—	μs

Symbol	Description	Min	Typ	Max	Unit
$t_{\text{START-RUN}}$	Start-up time in Run mode (start-up of buffer)	—	5	8	
$t_{\text{START_CONT}}^{(3)}$	Start-up time when entering in continuous mode	—	5	8	
$I_{\text{DD(TS)}}$	Temperature sensor consumption from VDD, when selected by ADC	—	8	11	μA

(1) Value guaranteed by design, not 100% tested in production.

(2) Shortest sampling time can be determined in the application by multiple iterations.

(3) Continuous mode means RUN mode or Temperature Sensor ON.

Table 4-34. Temperature sensor calibration values

Symbol	Parameter	Memory address
TS_CAL1	Temperature sensor raw data acquired value at 25 °C, $V_{\text{DD}} = V_{\text{DDA}} = V_{\text{REFP}} = 3.3\text{V}$	0x1FFFB3F8-0x1FFFB3F9

4.18. ADC characteristics

Table 4-35. ADC characteristics⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
V_{DDA}	Operating voltage	—	1.71	3.3	3.6	V
V_{IN}	ADC input voltage range	—	0	—	V_{REFP}	V
$V_{\text{REFP}}^{(2)}$	Positive Reference Voltage	$V_{\text{DDA}} > 2.4\text{ V}$	2	—	V_{DDA}	V
		$V_{\text{DDA}} < 2.4\text{ V}$	V_{DDA}		V	
V_{REFN}	Negative Reference Voltage	—	—	V_{SSA}	—	V
f_{ADC}	ADC clock	$V_{\text{DDA}} = 1.71\text{ V to }2.4\text{ V}$	0.1	—	50	MHz
		$V_{\text{DDA}} = 2.4\text{ V to }3.6\text{ V}$	0.1	—	80	MHz
f_{s}	Sampling rate	12-bit	—	—	5.33	MSPS
		10-bit	—	—	6.15	
		8-bit	—	—	7.27	
		6-bit	—	—	8.89	
V_{AIN}	Analog input voltage	42 external; 15 internal	0	—	V_{REFP}	V
R_{AIN}	External input impedance	See Equation 1	—	—	70.09	k Ω
R_{ADC}	Input sampling switch resistance	—	—	—	0.8	k Ω
C_{ADC}	Input sampling capacitance	No pin/pad capacitance included	—	—	2.87	pF
t_{CAL}	Calibration time	$f_{\text{ADC}} = 80\text{ MHz}$	—	902	—	$1/f_{\text{ADC}}$
t_{s}	Sampling time	$f_{\text{ADC}} = 80\text{ MHz}$	2.5	—	640.5	$1/f_{\text{ADC}}$
t_{CONV}	Total conversion time(including sampling time)	12-bit	—	12.5	—	$1/f_{\text{ADC}}$
		10-bit	—	10.5	—	
		8-bit	—	8.5	—	
		6-bit	—	6.5	—	
t_{SU}	Startup time	—	—	—	1	μs
$I_{\text{DDA_D}}(\text{ADC})$	ADC consumption on V_{DDA}	$f_{\text{ADC}} = 80\text{ MHz}$	—	1480.5	—	μA

Symbol	Description	Conditions	Min	Typ	Max	Unit
	and V _{REF} , Differential mode					
I _{DDA_SE (ADC)}	ADC consumption on V _{DDA} and V _{REF} , Single-ended mode	f _{ADC} = 80 MHz	—	1152.4	—	μA
I _{DD (ADC)}	ADC consumption on V _{DD} per f _{ADC}	—	—	24	—	μA/M Hz

(1) Value guaranteed by design, not 100% tested in production.

(2) V_{REFP} should always be equal to or less than V_{DDA}, especially during power up.

Equation 1:

$$R_{AIN \max} \text{ formula } R_{AIN} < \frac{T_s}{f_{ADC} \cdot C_{ADC} \cdot \ln(2^{N+2})} \cdot R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-36. ADC R_{AIN max} for f_{ADC} = 80 MHz (12-bit ADC) ⁽¹⁾

Resolution	T _s (cycles)	t _s (μs) ⁽²⁾	R _{AIN max} (kΩ) ⁽³⁾
12 bits	2.5	0.03125	-
	6.5	0.08125	0.26
	12.5	0.15625	1.24
	24.5	0.30625	3.21
	47.5	0.59375	6.97
	92.5	1.15625	14.33
	247.5	3.09375	39.70
	640.5	8.00625	-
10 bits	2.5	0.03125	-
	6.5	0.08125	0.44
	12.5	0.15625	1.58
	24.5	0.30625	3.87
	47.5	0.59375	8.27
	92.5	1.15625	16.86
	247.5	3.09375	46.46
	640.5	8.00625	-
8 bits	2.5	0.03125	-
	6.5	0.08125	0.68
	12.5	0.15625	2.06
	24.5	0.30625	4.81
	47.5	0.59375	10.08
	92.5	1.15625	20.39
	247.5	3.09375	55.91
	640.5	8.00625	-
6 bits	2.5	0.03125	-
	6.5	0.08125	1.06
	12.5	0.15625	2.78

Resolution	T _s (cycles)	t _s (μs) ⁽²⁾	R _{AIN max} (kΩ) ⁽³⁾
	24.5	0.30625	6.21
	47.5	0.59375	12.80
	92.5	1.15625	25.69
	247.5	3.09375	70.09
	640.5	8.00625	-

- (1) Value guaranteed by design, not 100% tested in production.
(2) For channels of internal temperature sensor (V_{SENSE}) and internal reference voltage (V_{REFINT}), sampling time not less than 17.1μs will be recommended.
(3) Extra internal capacitors (such as pin capacitors, etc.) need to be considered when calculating the actual R_{AIN}. Here we take 5 pF for the extra internal capacitance, C_{ADC} = 2.87pF + 5pF = 7.87pF.

Table 4-37. Internal reference voltage calibration values

Symbol	Test conditions	Memory address
V _{REFINT} ⁽¹⁾	V _{DD} = V _{DDA} = V _{REFP} = 3.3 V, Temperature = 25 °C	0x1FFFB3FC-0x1FFFB3FD

- (1) V_{REFINT} is internally connected to the ADC_IN19 input channel.

Table 4-38. 12-bit ADC accuracy

Symbol	Parameter	Test conditions	Typ ⁽¹⁾⁽³⁾	Max ⁽²⁾	Unit
EO	Offset error	Single ended	±1	TBD	LSB
		Differential	±1	TBD	
DNL	Differential linearity error	Single ended	±1	TBD	
		Differential	±1	TBD	
INL	Integral linearity error	Single ended	±1	TBD	
		Differential	±1	TBD	
ENOB	Effective number of bits	Single ended	11.0	—	Bits
		Differential	11.3	—	
SNDR	Signal-to-noise and distortion ratio	Single ended	68.0	—	dB
		Differential	69.8	—	
SNR	Signal-to-noise ratio	Single ended	68.1	—	
		Differential	70.4	—	
THD	Total harmonic distortion	Single ended	-78.5	—	
		Differential	-79.7	—	

- (1) Value guaranteed by sample, not 100% tested in production.
(2) Value guaranteed by characterization, not 100% tested in production.
(3) The data comes from LQFP 128 package, ADC0, using internal VREF.

Figure 4-8. Differential linearity error





Figure 4-9. Integral linearity error



4.19. Temperature and V_{BAT} monitoring

Table 4-39. V_{BAT} monitoring characteristics⁽¹⁾

Symbol	Description	Min	Typ	Max	Unit
R	Resistor bridge for V _{BAT}	—	50	—	kΩ
Q	Ratio on V _{BAT} measurement	—	1/3	—	—
Er	Error on Q	-5	—	5	%
t _{SAMPLE(VBAT)}	ADC sampling time when reading V _{BAT} input	17.1	—	—	μs
V _{BAT(high)}	High supply monitoring	—	3.56	—	V
V _{BAT(low)}	Low supply monitoring	—	1.36	—	

(1) Value guaranteed by design, not 100% tested in production.

Table 4-40. V_{BAT} charging characteristics

Symbol	Description	Conditions	Min	Typ	Max	Unit
R _{BC}	Battery charging resistor	VCRSEL = 0	—	5	—	kΩ
		VCRSEL = 1	—	1.5	—	

Table 4-41. Temperature monitoring characteristics

Symbol	Description	Min	Typ	Max	Unit
TEMP _{high}	High temperature monitoring	—	120	—	°C
TEMP _{low}	Low temperature monitoring	—	-28	—	

4.20. DAC characteristics

Table 4-42. 1MSPS DAC characteristics⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
V _{DDA}	Operating voltage	DAC output buffer OFF, DAC_OUT Pin not connected (internal connection only)	1.71	3.3	3.6	V
		Other modes	1.80			
V _{REFP}	Positive Reference Voltage	DAC output buffer OFF, DAC_OUT Pin not connected (internal connection only)	1.71	—	V _{DDA}	V
		Other modes	1.80			
V _{REFN}	Negative Reference Voltage	—	—	V _{SSA}	—	V
R _{LOAD}	Load resistance	Resistive load with buffer ON	5	—	—	kΩ
		Connected to VSSA	5	—	—	kΩ
Ro	Impedance output	Impedance output with buffer OFF	—	—	15	kΩ
R _{BON}	Output impedance sample and hold mode, output buffer ON	DAC output buffer ON	—	—	3.5	kΩ


Symbol	Description	Conditions		Min	Typ	Max	Unit
R _{BOFF}	Output impedance sample and hold mode, output buffer OFF	DAC output buffer OFF		—	—	18	
C _{LOAD}	Load capacitance	DAC output buffer ON		—	—	50	pF
C _{SH}		Sample and Hold mode		—	0.1	1	μF
V _{DAC_OUT}	Voltage on DAC_OUT output	DAC output buffer ON		0.2	—	V _{DDA-} 0.2	V
		DAC output buffer OFF		0	—	V _{REFP-} LSB	
t _{SETTLING}	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes when DAC_OUT reaches the final value of ±0.5LSB, ±1LSB, ±2LSB, ±4LSB, ±8LSB)	Normal mode, DAC output buffer ON, CL ≤ 50 pF, RL ≥ 5 kΩ	±1 LSB	—	1.6	2.9	μs
			±2 LSB	—	1.55	2.85	
			±4 LSB	—	1.48	2.8	
			±8 LSB	—	1.4	2.75	
		Normal mode, DAC output buffer OFF, ±1LSB CL=10 pF		—	2	3.5	
t _{WAKEUP}	Wakeup time from off state until the final value of ±1LSB is reached	Normal mode, DAC output buffer ON, CL ≤ 50 pF, RL = 5 kΩ		—	5	10	μs
		Normal mode, DAC output buffer OFF, CL ≤ 10 pF		—	2	5	
PSRR	Power supply rejection ratio (to V _{DDA})	No R _{Load} , C _{LOAD} = 50 pF		-55	-80	—	dB
Update rate	Max frequency for a correct DAC_OUT change from code i to i±1LSBs	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 5 kΩ		—	—	4	MS/s
t _{SAMP}	Sampling time in Sample and Hold mode, C _L =100 nF (code transition between the lowest input code and the highest input code when DAC_OUT reaches the ±1LSB final value)	MODE0[2:0] = 100 / 101 or MODE1[2:0] = 100 / 101 (BUFFER ON)		—	1.1	1.4	ms
		MODE0[2:0] = 110 or MODE1[2:0] = 110 (BUFFER OFF)		—	9.5	11.1	
		MODE0[2:0] = 111 or MODE1[2:0] = 111 (INTERNAL BUFFER OFF)		—	2.2	3.9	μs
C _{int}	Internal sample and hold capacitor	—		5.2	7	8.8	pF
t _{TRIM}	Middle code offset trim time	Minimum time to verify the each code		50	—	—	μs
V _{offset}	Middle code offset for 1 trim code step	V _{REFP} = 3.6 V		—	1500	—	μV
		V _{REFP} = 1.8 V		—	750	—	
I _{DDA}	DAC current consumption in quiescent mode	DAC output buffer ON	No load, middle code (0x800)	—	340	—	uA

Symbol	Description	Conditions		Min	Typ	Max	Unit
			No load, worst code (0xF1C)	—	360	—	
		DAC output buffer OFF	No load, middle/ worst code (0x800)	—	—	0.1	
		Sample and Hold mode, $C_{SH}=100$ nF		—	340* ^d	—	
I _{DDVREFP}	DAC current consumption in quiescent mode	DAC output buffer ON	No load, middle code (0x800)	—	95	—	uA
			No load, worst code (0xF1C)	—	130	—	
		DAC output buffer OFF	No load, middle code (0x800)	—	85	—	
		Sample and Hold mode, Buffer ON, $C_{SH}=100$ nF (middle code)		—	95* ^{du}	—	cy
		Sample and Hold mode, Buffer OFF, $C_{SH}=100$ nF (middle code)		—	85* ^{du}	—	cy

(1) Value guaranteed by design, not 100% tested in production.

Figure 4-10. 12-bit buffered /non-buffered DAC

Buffered/Non-buffered DAC



(1) The DAC integrates an output buffer to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the MODE_x bit in the MDCR register.

Table 4-43. 1MSPS DAC accuracy⁽¹⁾

Symbol	Parameter	Test conditions		Min	Typ	Max	Unit
DNL	Differential non linearity	DAC output buffer ON		—	—	TBD	LSB
		DAC output buffer OFF		—	—	TBD	
INL	Integral non linearity	DAC output buffer ON		—	—	TBD	LSB
		DAC output buffer OFF		—	—	TBD	
Offset	Offset error at code 0x800	DAC output buffer ON	$V_{REFP} = 3.6$ V	—	—	TBD	LSB
			$V_{REFP} = 1.8$ V	—	—	TBD	
		DAC output buffer OFF		—	—	TBD	

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
OffsetCal	Offset error at code 0x800 after factory calibration	DAC output buffer ON	$V_{REFP} = 3.6\text{ V}$	—	—	TBD
			$V_{REFP} = 1.8\text{ V}$	—	—	TBD
Gain	Gain error	DAC output buffer ON	—	—	TBD	%
		DAC output buffer OFF	—	—	TBD	

(1) Value guaranteed by characterization, not 100% tested in production.

Table 4-44. 15MSPS DAC characteristics⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit	
V_{DDA}	Operating voltage	—	1.71	3.3	3.6	V	
V_{REFP}	Positive Reference Voltage	—	1.71	—	V_{DDA}	V	
V_{REFN}	Negative Reference Voltage	—	—	V_{SSA}	—	V	
V_{DAC_OUT}	Voltage on DAC_OUT output	—	0	—	$V_{REFP} - \text{LSB}$	V	
$t_{SETTLING}$	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes when DAC_OUT reaches final value)	with one comparator on DAC output	10% - 90%	—	16	18	ns
			5% - 95%	—	21	24	
			1% - 99%	—	33	43	
			32 LSB	—	38	59	
			1 LSB	—	62	88	
$t_{WAKEUP}^{(2)}$	Wakeup time from off state until the final value of $\pm 1\text{LSB}$ is reached	Normal mode, $CL \leq 10\text{ pF}$	—	1	2	μs	
PSRR	Power supply rejection ratio (to V_{DDA})	—	-95	-140	—	dB	
t_{SAMP}	Sampling time in Sample and Hold mode, (code transition between the lowest input code and the highest input code when DAC_OUT reaches the $\pm 1\text{LSB}$ final value)	—	—	0.5	1	μs	
C_{int}	Internal sample and hold capacitor	—	—	5	6.25	pF	
dV/dt (hold phase)	Voltage decay rate in Sample and hold mode, during hold phase	$C_{SH} = 5\text{ pF}$, $T_A = 55^\circ\text{C}$	—	250000	—	$\mu\text{V}/\text{ms}$	
I_{DDA}	DAC current consumption in quiescent mode	No load, middle code (0x800)	—	—	0.1	μA	
$I_{DDVREFP}$	DAC current consumption in quiescent mode	No load, middle code (0x800)	—	660	—	μA	

(1) Value guaranteed by design, not 100% tested in production.

(2) In buffered mode, the output can overshoot above the final value for low input code (starting from min value).

Table 4-45. 15MSPS DAC accuracy⁽¹⁾

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
DNL	Differential non linearity ⁽²⁾	—	—	—	TBD	LSB
INL	Integral non linearity ⁽³⁾	$C_{LOAD} \leq 50 \text{ pF}$, No R_{LOAD}	—	—	TBD	

(1) Value guaranteed by characterization, not 100% tested in production.

(2) Difference between two consecutive codes -1 LSB.

(3) Difference between measured value at code i and the value at code i on a line drawn between code 0 and last code 4095. Offset error is included.

4.21. CAN characteristics

Refer to [Table 4-28. I/O static characteristics](#) for more details on the input/output alternate function characteristics (CANTX and CANRX).

4.22. Comparators characteristics

Table 4-46. CMP characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DDA}	Operating voltage	—	1.62	3.3	3.6	V
V_{IN}	Input voltage range	—	0	—	V_{DDA}	V
V_{SC}	Scaler offset voltage	—	—	3.3	10	mV
$I_{DDA(SCALER)}$	Scaler static consumption from V_{DDA}	CMPxBEN=0 (bridge disable)	—	200	226	nA
		CMPxBEN=1 (bridge enable)	—	800	930	
t_{START_SCALER}	Scaler startup time	—	—	—	60	μs
t_D	Propagation delay for 200mV step with 100 mV overdrive	50pF load on output	—	35 ⁽²⁾	—	ns
t_{START}	Comparator startup time to reach propagation delay specification	—	—	—	2	μs
$I_{DDA(CMP)}$	Current consumption from V_{DDA}	Static	—	433	436	uA
		With 50 kHz ± 100 mV overdrive square signal	—	392	—	
V_{offset}	Offset error	Full V_{DDA} voltage range, full temperature range	—	-3 ~ 4	—	mV
V_{hyst}	Hysteresis Voltage	CMPxHST[2:0] = 000	—	0	—	mV
		CMPxHST[2:0] = 001	6.8	8.8	15.1	
		CMPxHST[2:0] = 010	13.6	17.6	30.4	
		CMPxHST[2:0] = 011	20.4	26.5	46.0	
		CMPxHST[2:0] = 100	25.7	35.5	62.1	
		CMPxHST[2:0] = 101	28.8	44.6	78.9	
		CMPxHST[2:0] = 110	30.9	53.9	96.6	
CMPxHST[2:0] = 111	32.5	63.3	116.3			

- (1) Value guaranteed by design, not 100% tested in production.
(2) Value guaranteed by sample, not 100% tested in production.

4.23. Trigonometric Math Unit (TMU) characteristics

The TMU unit has 10 different operation modes.

Table 4-47. TMU supported instructions characteristics⁽¹⁾

Mode	The first input data	The second input data	The first output data	The second output data	Cycles
Mode 0	θ	m	$m \cdot \cos(\theta)$	$m \cdot \sin(\theta)$	2+iteration steps/4 ⁽²⁾
Mode 1	θ	m	$m \cdot \sin(\theta)$	$m \cdot \cos(\theta)$	
Mode 2	x	y	$\text{atan2}(y,x)$	$\sqrt{x^2+y^2}$	
Mode 3	x	y	$\sqrt{x^2+y^2}$	$\text{atan2}(y,x)$	
Mode 4	x	None	$\tan^{-1}(x)$	None	
Mode 5	x	None	$\cosh(x)$	$\sinh(x)$	
Mode 6	x	None	$\sinh(x)$	$\cosh(x)$	
Mode 7	x	None	$\tanh^{-1}(x)$	None	
Mode 8	x	None	$\ln(x)$	None	
Mode 9	x	None	\sqrt{x}	None	

- (1) Value guaranteed by design, not 100% tested in production.
(2) The number of iterations is configured using the TMU_CS -> ITRTNUM[3:0] bits. Refer to the [GD32G553 User Manual](#) which is selected to set the number of iterations.


4.24. I2C characteristics

Table 4-48. I2C characteristics⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Conditions	Standard mode		Fast mode		Fast mode plus		Unit
			Min	Max	Min	Max	Min	Max	
$t_{SCL(H)}$	SCL clock high time	—	4.0	—	0.6	—	0.2	—	μs
$t_{SCL(L)}$	SCL clock low time	—	4.7	—	1.3	—	0.5	—	μs
$t_{su(SDA)}$	SDA setup time	—	250	—	100	—	50	—	ns
$t_h(SDA)$	SDA data hold time	—	0	—	0	—	0	—	ns
$t_{r(SDA/SCL)}$	SDA and SCL rise time	—	—	1000	20	300	—	120	ns
$t_{f(SDA/SCL)}$	SDA and SCL fall time	—	—	300	—	300	—	120	ns
$t_h(STA)$	Start condition hold time	—	4.0	—	0.6	—	0.26	—	μs

- (1) Value guaranteed by design, not 100% tested in production.

- (2) To ensure the standard mode I2C frequency, f_{PCLK1} must be at least 2 MHz, To ensure the fast mode I2C frequency, f_{PCLK1} must be at least 4 MHz. To ensure the fast mode plus I2C frequency, f_{PCLK1} must be at least a multiple of 10 MHz.
- (3) The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.

Figure 4-11. I2C bus timing diagram


4.25. SPI characteristics

Table 4-49. Standard SPI characteristics⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
f_{SCK}	SCK clock frequency for grade 7 devices	—	—	—	27	MHz
	SCK clock frequency for grade 3 devices	—	—	—	21.25	
$t_{SCK(H)}$	SCK clock high time for grade 7 devices	Master mode, $f_{PCLKx} = 216$ MHz, presc = 8	—	18.5	—	ns
	SCK clock high time for grade 3 devices	Master mode, $f_{PCLKx} = 170$ MHz, presc = 8	—	23.5	—	
$t_{SCK(L)}$	SCK clock low time for grade 7 devices	Master mode, $f_{PCLKx} = 216$ MHz, presc = 8	—	18.5	—	ns
	SCK clock low time for grade 3 devices	Master mode, $f_{PCLKx} = 170$ MHz, presc = 8	—	23.5	—	
SPI master mode						
$t_{V(MO)}$	Data output valid time	—	—	—	10	ns
$t_{SU(MI)}$	Data input setup time	—	1	—	—	ns
$t_{H(MI)}$	Data input hold time	—	0	—	—	ns
SPI slave mode						
$t_{SU(NSS)}$	NSS enable setup time	—	0	—	—	ns
$t_{H(NSS)}$	NSS enable hold time	—	1	—	—	ns
$t_{A(SO)}$	Data output access time	—	—	8	—	ns
$t_{DIS(SO)}$	Data output disable time	—	—	9	—	ns
$t_{V(SO)}$	Data output valid time	—	—	9	—	ns
$t_{SU(SI)}$	Data input setup time	—	0	—	—	ns

Symbol	Description	Conditions	Min	Typ	Max	Unit
$t_{H(SI)}$	Data input hold time	—	1	—	—	ns

(1) Value guaranteed by design, not 100% tested in production.

Figure 4-12. SPI timing diagram - master mode




Figure 4-13. SPI timing diagram - slave mode(CKPH=0)





Figure 4-14. SPI timing diagram - slave mode(CKPH=1)



4.26. USART characteristics

Table 4-50. USART characteristics in Synchronous mode (For GD32G553xxx7) ⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
f _{SCK}	SCK clock frequency	f _{PCLKx} = 216 MHz	—	—	27	MHz
t _{SCK(H)}	SCK clock high time		18.5	—	—	ns
t _{SCK(L)}	SCK clock low time		18.5	—	—	ns

(1) Value guaranteed by design, not 100% tested in production.

Table 4-51. USART characteristics in Synchronous mode(For GD32G553xxx3) ⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
f _{SCK}	SCK clock frequency	f _{PCLKx} = 170 MHz	—	—	21.25	MHz
t _{SCK(H)}	SCK clock high time		23.5	—	—	ns
t _{SCK(L)}	SCK clock low time		23.5	—	—	ns

(1) Value guaranteed by design, not 100% tested in production.

Table 4-52. USART characteristics in Smartcard mode (For GD32G553xxx7) ⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
f _{SCK}	SCK clock frequency	f _{PCLKx} = 216 MHz	—	—	108	MHz
t _{SCK(H)}	SCK clock high time		4.6	—	—	ns
t _{SCK(L)}	SCK clock low time		4.6	—	—	ns

(1) Value guaranteed by design, not 100% tested in production.

Table 4-53. USART characteristics in Smartcard mode(For GD32G553xxx3) ⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
f _{SCK}	SCK clock frequency	f _{PCLKx} = 170 MHz	—	—	85	MHz
t _{SCK(H)}	SCK clock high time		5.8	—	—	ns

Symbol	Description	Conditions	Min	Typ	Max	Unit
$t_{SCK(L)}$	SCK clock low time		5.8	—	—	ns

(1) Value guaranteed by design, not 100% tested in production.

4.27. EXMC characteristics

Table 4-54. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Min	Max	Unit
$t_{w(NE)}$	EXMC_NE low time	$6 \cdot T_{fclk-1}$	$6 \cdot T_{fclk+1}$	ns
$t_{v(NOE_NE)}$	EXMC_NEx low to EXMC_NOE low	0	—	ns
$t_{w(NOE)}$	EXMC_NOE low time	$6 \cdot T_{fclk-1}$	$6 \cdot T_{fclk+1}$	ns
$t_{h(NE_NOE)}$	EXMC_NOE high to EXMC_NE high hold time	0	—	ns
$t_{v(A_NE)}$	EXMC_NEx low to EXMC_A valid	0	—	ns
$t_{v(BL_NE)}$	EXMC_NEx low to EXMC_BL valid	0	—	ns
$t_{su(DATA_NE)}$	Data to EXMC_NEx high setup time	$4 \cdot T_{fclk-1}$	—	ns
$t_{su(DATA_NOE)}$	Data to EXMC_NOEx high setup time	$4 \cdot T_{fclk-1}$	—	ns
$t_{h(DATA_NOE)}$	Data hold time after EXMC_NOE high	0	—	ns
$t_{h(DATA_NE)}$	Data hold time after EXMC_NEx high	0	—	ns
$t_{v(NADV_NE)}$	EXMC_NEx low to EXMC_NADV low	0	—	ns
$t_{w(NADV)}$	EXMC_NADV low time	$2 \cdot T_{fclk-1}$	$2 \cdot T_{fclk+1}$	ns

(1) $C_L = 30$ pF.

(2) Value guaranteed by design, not 100% tested in production.

(3) Based on configure: AddressSetupTime = 2, AddressHoldTime = 3, DataSetupTime = 4.

Table 4-55. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Min	Max	Unit
$t_{w(NE)}$	EXMC_NE low time	$7 \cdot T_{fclk-1}$	$7 \cdot T_{fclk+1}$	ns
$t_{v(NWE_NE)}$	EXMC_NEx low to EXMC_NWE low	0	—	ns
$t_{w(NWE)}$	EXMC_NWE low time	$4 \cdot T_{fclk-1}$	$4 \cdot T_{fclk+1}$	ns
$t_{h(NE_NWE)}$	EXMC_NWE high to EXMC_NE high hold time	$1 \cdot T_{fclk-1}$	$1 \cdot T_{fclk+1}$	ns
$t_{v(A_NE)}$	EXMC_NEx low to EXMC_A valid	0	—	ns
$t_{v(NADV_NE)}$	EXMC_NEx low to EXMC_NADV low	0	—	ns
$t_{w(NADV)}$	EXMC_NADV low time	$2 \cdot T_{fclk-1}$	$2 \cdot T_{fclk+1}$	ns
$t_{h(AD_NADV)}$	EXMC_AD(address) valid hold time after EXMC_NADV high	$3 \cdot T_{fclk-1}$	—	ns
$t_{h(A_NWE)}$	Address hold time after EXMC_NWE high	$1 \cdot T_{fclk-1}$	—	ns
$t_{h(BL_NWE)}$	EXMC_BL hold time after EXMC_NWE high	$1 \cdot T_{fclk-1}$	—	ns
$t_{v(BL_NE)}$	EXMC_NEx low to EXMC_BL valid	0	—	ns
$t_{v(DATA_NADV)}$	EXMC_NADV high to DATA valid	0	—	ns
$t_{h(DATA_NWE)}$	Data hold time after EXMC_NWE high	$1 \cdot T_{fclk-1}$	$1 \cdot T_{fclk+1}$	ns

(1) $C_L = 30$ pF.

(2) Value guaranteed by design, not 100% tested in production.

(3) Based on configure: AddressSetupTime = 2, AddressHoldTime = 3, DataSetupTime = 4.

Table 4-56. Asynchronous multiplexed PSRAM/NOR read timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Min	Max	Unit
$t_{w(NE)}$	EXMC_NE low time	$9 \cdot T_{fclk-1}$	$9 \cdot T_{fclk+1}$	ns
$t_{v(NOE_NE)}$	EXMC_NEx low to EXMC_NOE low	$5 \cdot T_{fclk-1}$	$5 \cdot T_{fclk+1}$	ns
$t_{w(NOE)}$	EXMC_NOE low time	$4 \cdot T_{fclk-1}$	$4 \cdot T_{fclk+1}$	ns
$t_{h(NE_NOE)}$	EXMC_NOE high to EXMC_NE high hold time	0	—	ns
$t_{v(A_NE)}$	EXMC_NEx low to EXMC_A valid	0	—	ns
$t_{v(A_NOE)}$	Address hold time after EXMC_NOE high	0	—	ns
$t_{v(BL_NE)}$	EXMC_NEx low to EXMC_BL valid	0	—	ns
$t_{h(BL_NOE)}$	EXMC_BL hold time after EXMC_NOE high	0	—	ns
$t_{su(DATA_NE)}$	Data to EXMC_NEx high setup time	$4 \cdot T_{fclk-1}$	—	ns
$t_{su(DATA_NOE)}$	Data to EXMC_NOEx high setup time	$4 \cdot T_{fclk-1}$	—	ns
$t_{h(DATA_NOE)}$	Data hold time after EXMC_NOE high	0	—	ns
$t_{h(DATA_NE)}$	Data hold time after EXMC_NEx high	0	—	ns
$t_{v(NADV_NE)}$	EXMC_NEx low to EXMC_NADV low	0	—	ns
$t_{w(NADV)}$	EXMC_NADV low time	$2 \cdot T_{fclk-1}$	$2 \cdot T_{fclk+1}$	ns
$T_{h(AD_NADV)}$	EXMC_AD(address) valid hold time after EXMC_NADV high	$3 \cdot T_{fclk-1}$	$3 \cdot T_{fclk+1}$	ns

(1) $C_L = 30$ pF.

(2) Value guaranteed by design, not 100% tested in production.

(3) Based on configure: AddressSetupTime = 2, AddressHoldTime = 3, DataSetupTime = 4.

Table 4-57. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Min	Max	Unit
$t_{w(NE)}$	EXMC_NE low time	$10 \cdot T_{fclk-1}$	$10 \cdot T_{fclk+1}$	ns
$t_{v(NWE_NE)}$	EXMC_NEx low to EXMC_NWE low	$2 \cdot T_{fclk-1}$	$2 \cdot T_{fclk+1}$	ns
$t_{w(NWE)}$	EXMC_NWE low time	$7 \cdot T_{fclk-1}$	$7 \cdot T_{fclk+1}$	ns
$t_{h(NE_NWE)}$	EXMC_NWE high to EXMC_NE high hold time	$1 \cdot T_{fclk-1}$	—	ns
$t_{v(A_NE)}$	EXMC_NEx low to EXMC_A valid	0	—	ns
$t_{v(NADV_NE)}$	EXMC_NEx low to EXMC_NADV low	0	—	ns
$t_{w(NADV)}$	EXMC_NADV low time	$2 \cdot T_{fclk-1}$	$2 \cdot T_{fclk+1}$	ns
$t_{h(AD_NADV)}$	EXMC_AD(address) valid hold time after EXMC_NADV high	$3 \cdot T_{fclk-1}$	—	ns
$t_{h(A_NWE)}$	Address hold time after EXMC_NWE high	$1 \cdot T_{fclk-1}$	—	ns
$t_{h(BL_NWE)}$	EXMC_BL hold time after EXMC_NWE high	0	—	ns
$t_{v(BL_NE)}$	EXMC_NEx low to EXMC_BL valid	0	—	ns
$t_{v(DATA_NADV)}$	EXMC_NADV high to DATA valid	$3 \cdot T_{fclk-1}$	—	ns
$t_{h(DATA_NWE)}$	Data hold time after EXMC_NWE high	$1 \cdot T_{fclk-1}$	—	ns

(1) $C_L = 30$ pF.

(2) Value guaranteed by design, not 100% tested in production.

(3) Based on configure: AddressSetupTime = 2, AddressHoldTime = 3, DataSetupTime = 4.

Table 4-58. Synchronous multiplexed PSRAM/NOR read timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Min	Max	Unit
$t_{w(CLK)}$	EXMC_CLK period	$4 \cdot T_{fclk}$	—	ns

Symbol	Description	Min	Max	Unit
$t_{d(CLKL-NExL)}$	EXMC_CLK low to EXMC_NEx low	0	—	ns
$t_{d(CLKH-NExH)}$	EXMC_CLK high to EXMC_NEx high	$2 * T_{fclk} - 1$	—	ns
$t_{d(CLKL-NADV L)}$	EXMC_CLK low to EXMC_NADV low	0	—	ns
$t_{d(CLKL-NADV H)}$	EXMC_CLK low to EXMC_NADV high	0	—	ns
$t_{d(CLKL-AV)}$	EXMC_CLK low to EXMC_Ax valid	0	—	ns
$t_{d(CLKH-AIV)}$	EXMC_CLK high to EXMC_Ax invalid	$2 * T_{fclk} - 1$	—	ns
$t_{d(CLKL-NOEL)}$	EXMC_CLK low to EXMC_NOE low	0	—	ns
$t_{d(CLKH-NOEH)}$	EXMC_CLK high to EXMC_NOE high	$2 * T_{fclk} - 1$	—	ns
$t_{d(CLKL-ADV)}$	EXMC_CLK low to EXMC_AD valid	0	—	ns
$t_{d(CLKL-ADIV)}$	EXMC_CLK low to EXMC_AD invalid	0	—	ns

- (1) $C_L = 30$ pF.
(2) Value guaranteed by design, not 100% tested in production.
(3) Based on configure: BurstAccessMode = Enable; Memory Type = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); Data Latency = 1.

Table 4-59. Synchronous multiplexed PSRAM write timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Min	Max	Unit
$t_w(CLK)$	EXMC_CLK period	$4 * T_{fclk}$	—	ns
$t_{d(CLKL-NExL)}$	EXMC_CLK low to EXMC_NEx low	0	—	ns
$t_{d(CLKH-NExH)}$	EXMC_CLK high to EXMC_NEx high	$2 * T_{fclk} - 1$	—	ns
$t_{d(CLKL-NADV L)}$	EXMC_CLK low to EXMC_NADV low	0	—	ns
$t_{d(CLKL-NADV H)}$	EXMC_CLK low to EXMC_NADV high	0	—	ns
$t_{d(CLKL-AV)}$	EXMC_CLK low to EXMC_Ax valid	0	—	ns
$t_{d(CLKH-AIV)}$	EXMC_CLK high to EXMC_Ax invalid	$2 * T_{fclk} - 1$	—	ns
$t_{d(CLKL-NWEL)}$	EXMC_CLK low to EXMC_NWE low	0	—	ns
$t_{d(CLKH-NWEH)}$	EXMC_CLK high to EXMC_NWE high	$2 * T_{fclk} - 1$	—	ns
$t_{d(CLKL-ADIV)}$	EXMC_CLK low to EXMC_AD invalid	0	—	ns
$t_{d(CLKL-DATA)}$	EXMC_A/D valid data after EXMC_CLK low	0	—	ns
$t_h(CLKL-NBLH)$	EXMC_CLK low to EXMC_NBL high	0	—	ns

- (1) $C_L = 30$ pF.
(2) Value guaranteed by design, not 100% tested in production.
(3) Based on configure: BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

Table 4-60. Synchronous non-multiplexed PSRAM/NOR read timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Min	Max	Unit
$t_w(CLK)$	EXMC_CLK period	$4 * T_{fclk}$	—	ns
$t_{d(CLKL-NExL)}$	EXMC_CLK low to EXMC_NEx low	0	—	ns
$t_{d(CLKH-NExH)}$	EXMC_CLK high to EXMC_NEx high	$2 * T_{fclk} - 1$	—	ns
$t_{d(CLKL-NADV L)}$	EXMC_CLK low to EXMC_NADV low	0	—	ns
$t_{d(CLKL-NADV H)}$	EXMC_CLK low to EXMC_NADV high	0	—	ns
$t_{d(CLKL-AV)}$	EXMC_CLK low to EXMC_Ax valid	0	—	ns
$t_{d(CLKH-AIV)}$	EXMC_CLK high to EXMC_Ax invalid	$2 * T_{fclk} - 1$	—	ns
$t_{d(CLKL-NOEL)}$	EXMC_CLK low to EXMC_NOE low	0	—	ns
$t_{d(CLKH-NOEH)}$	EXMC_CLK high to EXMC_NOE high	$2 * T_{fclk} - 1$	—	ns

- (1) $C_L = 30$ pF.
(2) Value guaranteed by design, not 100% tested in production.
(3) Based on configure: BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

Table 4-61. Synchronous non-multiplexed PSRAM write timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Min	Max	Unit
$t_{w(CLK)}$	EXMC_CLK period	$4 * T_{fclk}$	—	ns
$t_{d(CLKL-NExL)}$	EXMC_CLK low to EXMC_NEx low	0	—	ns
$t_{d(CLKH-NExH)}$	EXMC_CLK high to EXMC_NEx high	$2 * T_{fclk} - 1$	—	ns
$t_{d(CLKL-NADV L)}$	EXMC_CLK low to EXMC_NADV low	0	—	ns
$t_{d(CLKL-NADV H)}$	EXMC_CLK low to EXMC_NADV high	0	—	ns
$t_{d(CLKL-AV)}$	EXMC_CLK low to EXMC_Ax valid	$2 * T_{fclk} - 1$	—	ns
$t_{d(CLKH-AIV)}$	EXMC_CLK high to EXMC_Ax invalid	0	—	ns
$t_{d(CLKL-NWEL)}$	EXMC_CLK low to EXMC_NWE low	0	—	ns
$t_{d(CLKH-NWEH)}$	EXMC_CLK high to EXMC_NWE high	$2 * T_{fclk} - 1$	—	ns
$t_{d(CLKL-DATA)}$	EXMC_A/D valid data after EXMC_CLK low	0	—	ns
$t_{h(CLKL-NBLH)}$	EXMC_CLK low to EXMC_NBL high	0	—	ns

- (1) $C_L = 30$ pF.
(2) Value guaranteed by design, not 100% tested in production.
(3) Based on configure: BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

4.28. QSPI characteristics

Table 4-62. Standard QSPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
SDR mode						
f_{SCK}	SCK clock frequency for grade 7 devices	—	—	—	200	MHz
	SCK clock frequency for grade 3 devices	—	—	—	170	
$t_{SCK(H)}$	SCK clock high time, even division	—	$t(CK)/2$	—	$t(CK)/2 + 1$	ns
	SCK clock high time, odd division	—	$(n/2) * t(CK) / (n+1)$	—	$(n/2) * t(CK) / (n+1) + 1$	ns
$t_{SCK(L)}$	SCK clock high time, even division	—	$t(CK)/2 - 1$	—	$t(CK)/2$	ns
	SCK clock high time, odd division	—	$(n/2 + 1) * t(CK) / (n+1) - 1$	—	$(n/2 + 1) * t(CK) / (n+1)$	ns
$t_{V(MO)}$	Data output valid time	—	—	0.5	1	ns
$t_{H(MO)}$	Data output hold time	—	1	—	—	ns
$t_{SU(MI)}$	Data input setup time	—	1	—	—	ns
$t_{H(MI)}$	Data input hold time	—	2.5	—	—	ns
DDR mode						

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{SCK}	SCK clock frequency for grade 7 devices	—	—	—	200	MHz
	SCK clock frequency for grade 3 devices	—	—	—	170	
t _{SCK(H)}	SCK clock high time, even division	—	t(CK)/2	—	t(CK)/2+1	ns
	SCK clock high time, odd division	—	(n/2)*t(CK)/(n+1)	—	(n/2)*t(CK)/(n+1)+1	ns
t _{SCK(L)}	SCK clock high time, even division	—	t(CK)/2-1	—	t(CK)/2	ns
	SCK clock high time, odd division	—	(n/2+1)*t(CK)/(n+1)-1	—	(n/2+1)*t(CK)/(n+1)	ns
t _{V(SO)}	Data output valid time	—	—	0.5	1	ns
t _{H(SO)}	Data output hold time	—	0.5	—	—	ns
t _{SU(SI)}	Data input setup time	—	1	—	—	ns
t _{H(SI)}	Data input hold time	—	1	—	—	ns

(1) Value guaranteed by design, not 100% tested in production.

Table 4-63. Standard QSPI (f_{SCKMAX}=120 MHz) characteristics ⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
SDR mode						
f _{SCK}	SCK clock frequency	—	—	—	120	MHz
t _{SCK(H)}	SCK clock high time, even division	—	t(CK)/2	—	(CK)/2+1	ns
	SCK clock high time, odd division	—	(n/2)*t(CK)/(n+1)	—	(n/2)*t(CK)/(n+1)+1	ns
t _{SCK(L)}	SCK clock high time, even division	—	t(CK)/2-1	—	t(CK)/2	ns
	SCK clock high time, odd division	—	(n/2+1)*t(CK)/(n+1)-1	—	(n/2+1)*t(CK)/(n+1)	ns
t _{V(MO)}	Data output valid time	—	—	0.5	1	ns
t _{H(MO)}	Data output hold time	—	1.5	—	—	ns
t _{SU(MI)}	Data input setup time	—	1.5	—	—	ns
t _{H(MI)}	Data input hold time	—	4	—	—	ns
DDR mode						
f _{SCK}	SCK clock frequency	—	—	—	120	MHz
t _{SCK(H)}	SCK clock high time, even division	—	t(CK)/2	—	(CK)/2+1	ns
	SCK clock high time, odd division	—	(n/2)*t(CK)/(n+1)	—	(n/2)*t(CK)/(n+1)+1	ns
t _{SCK(L)}	SCK clock high time, even division	—	t(CK)/2-1	—	t(CK)/2	ns
	SCK clock high time, odd	—	(n/2+1)*t(CK)/(n+1)-1	—	(n/2+1)*t(CK)/(n+1)	ns

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
	division		$(n+1)-1$		$)/(n+1)$	
$t_{V(SO)}$	Data output valid time	—	—	1	2	ns
$t_{H(SO)}$	Data output hold time	—	1	—	—	ns
$t_{SU(SI)}$	Data input setup time	—	1	—	—	ns
$t_{H(SI)}$	Data input hold time	—	1	—	—	ns

(1) Value guaranteed by design, not 100% tested in production.

Figure 4-15. QSPI timing diagram - SDR mode





Figure 4-16. QSPI timing diagram - DDR mode



4.29. CPDM characteristics

Table 4-64. CPDM characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{init}	Initial delay	—	2	—	9	ps
t_{Δ}	Unit Delay	—	31	—	65	ps

(1) Value guaranteed by design, not 100% tested in production.

4.30. HPDF characteristics

Table 4-65. HPDF characteristics^{(1) (2)}

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{HPDFCLK}	HPDF clock	—	—	f _{APB2}	f _{SYSCLK}	MHz
f _{CKIN} (1 / T _{CKIN})	Input clock frequency	SPI mode(SITYP[1:0]=01)	—	—	20(f _{HPDFCLK} /4)	
f _{CKOUT}	Output clock frequency	—	—	—	20	
Duty _{CKOUT}	Output clock frequency duty cycle	—	30	50	75	%
t _{wh(CKIN)} t _{w(CKIN)}	Input clock high and low time	SPI mode(SITYP[1:0]=01), External clock mode(SPICKSS[1:0]=0)	T _{CKIN} /2-0.5	T _{CKIN} /2	—	ns
t _{SU}	Data input setup time	SPI mode(SITYP[1:0]=01), External clock mode(SPICKSS[1:0]=0)	1	—	—	
t _h	Data input hold time	SPI mode(SITYP[1:0]=01), External clock mode(SPICKSS[1:0]=0)	1	—	—	ns
T _{Manchester}	Manchester data period(recovered clock period)	Manchester mode(SITYP[1:0]=10 or 11), Internal clock mode(SPICKSS[1:0]≠0)	(CKOUTDIV +1)*T _{HPDFCLK}	—	(2*CKOUTDIV +1)*T _{HPDFCLK}	

(1) Value guaranteed by design, not 100% tested in production.

(2) Output speed is set to OSPDy[1:0]=10; Capacitive load C = 30 pF; Measurement points are done at COMS levels: 0.5*V_{DD}.

4.31. High-resolution Timer (HRTIMER) characteristics

Table 4-66. HRTIMER characteristics (For GD32G553xxx7) ⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
f_{HRTIMER}	HRTIMER input clock for DLL	Under T_A conditions	130	—	216	MHz
t_{HRTIMER}			4.63	—	7.69	ns
$t_{\text{res(HRTIMER)}}$	Timer resolution time	$f_{\text{HPMER}} = 216 \text{ MHz}$	—	145	—	ps
$\text{RES}_{\text{HRTIMER}}$	Timer resolution	—	—	—	16	bit
t_{DTG}	Dead time generator clock period	—	0.125	—	16	t_{HRTIMER}
		$f_{\text{HRTIMER}} = 216 \text{ MHz}$	0.578	—	74.1	ns
$ t_{\text{DTR}} / t_{\text{DTF}} $	Dead time range (absolute value)	—	—	—	511	t_{DTG}
		$f_{\text{HRTIMER}} = 216 \text{ MHz}$	—	—	37.85	μs
f_{CHPFRQ}	Chopper stage clock frequency	—	1/256	—	1/16	f_{HRTIMER}
		$f_{\text{HRTIMER}} = 216 \text{ MHz}$	0.844	—	13.5	MHz
$t_{1\text{STPW}}$	Chopper first pulse length	—	16	—	256	t_{HRTIMER}
		$f_{\text{HRTIMER}} = 216 \text{ MHz}$	0.074	—	1.185	μs

(1) Value guaranteed by design, not 100% tested in production.

Table 4-67. HRTIMER characteristics (For GD32G553xxx3) ⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
f_{HRTIMER}	HRTIMER input clock for DLL	Under T_A conditions	130	—	170	MHz
t_{HRTIMER}			5.88	—	7.69	ns
$t_{\text{res(HRTIMER)}}$	Timer resolution time	$f_{\text{HPMER}} = 170 \text{ MHz}$	—	184	—	ps
$\text{RES}_{\text{HRTIMER}}$	Timer resolution	—	—	—	16	bit
t_{DTG}	Dead time generator clock period	—	0.125	—	16	t_{HRTIMER}
		$f_{\text{HRTIMER}} = 170 \text{ MHz}$	0.734	—	94.1	ns
$ t_{\text{DTR}} / t_{\text{DTF}} $	Dead time range (absolute value)	—	—	—	511	t_{DTG}
		$f_{\text{HRTIMER}} = 170 \text{ MHz}$	—	—	48.07	μs
f_{CHPFRQ}	Chopper stage clock frequency	—	1/256	—	1/16	f_{HRTIMER}
		$f_{\text{HRTIMER}} = 170 \text{ MHz}$	0.66	—	10.63	MHz
$t_{1\text{STPW}}$	Chopper first pulse length	—	16	—	256	t_{HRTIMER}
		$f_{\text{HRTIMER}} = 170 \text{ MHz}$	0.094	—	1.505	μs

(1) Value guaranteed by design, not 100% tested in production.

Table 4-68. HRTIMER output response to fault protection⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
$t_{LAT(DF)}$	Digital fault response latency	Propagation delay from HRTIMER_FLTx digital input to HRTIMER_STxCHy output pin	—	—	24	ns
$t_{W(FLT)}$	Minimum fault pulse width for grade 7 devices	—	10	—	—	
	Minimum fault pulse width for grade 3 devices	—	15	—	—	
$t_{LAT(AF)}$	Analog fault response latency	Propagation delay from comparator CMPx_IPx input to HRTIMER_STxCHy output pin	—	—	35	

(1) Value guaranteed by design, not 100% tested in production.

Table 4-69. HRTIMER output response to external event 0 to 4⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
$t_{LAT(DEEV)}$	Digital external event response latency	Propagation delay from HRTIMER_EXEVx digital input to HRTIMER_STxCHy output pin(30pF load)	—	—	24	ns
$t_{W(FLT)}$	Minimum external event pulse width for grade 7 devices	—	10	—	—	
	Minimum external event pulse width for grade 3 devices		15	—	—	
$t_{LAT(AEEV)}$	Analog external event response latency	Propagation delay from comparator CMPx_IPx input pin to HRTIMER_STxCHy output pin(30pF load)	—	—	35	

(1) Value guaranteed by design, not 100% tested in production.

Table 4-70. HRTIMER output response to external event 0 to 9(Synchronous mode⁽¹⁾)

Symbol	Description	Conditions	Min	Typ	Max	Unit
$T_{PROP(HRTIMER)}$	External event response latency in HRTIMER	HRTIMER internal propagation delay ⁽³⁾	5	—	6	$t_{HRTIMER}^{(2)}$
$t_{LAT(DEEV)}$	Digital external event response latency	Propagation delay from HRTIMER_EXEVx digital input to HRTIMER_STxCHy output pin(30pF load)	—	—	40	ns
$t_{W(FLT)}$	Minimum external event pulse width for grade 7 devices	—	10	—	—	
	Minimum external event pulse width for grade 3 devices		15	—	—	
$t_{LAT(AEEV)}$	Analog external event response latency	Propagation delay from comparator CMPx_IPx input pin to HRTIMER_STxCHy output pin(30pF load)	—	—	50	
$T_{JIT(EEV)}$	External event response jitter	Jitter of the delay from HRTIMER_EXEVx digital input or CMPx_IPx input pin to HRTIMER_STxCHy output pin(30pF load)	—	—	1	$t_{HRTIMER}^{(2)}$
$T_{JIT(PW)}$	Jitter on output pulse width in response to an external event	—	—	—	0	$t_{HRTIMER}^{(2)}$

(1) Value guaranteed by design, not 100% tested in production.

(2) $t_{HRTIMER} = 1 / f_{HRTIMER}$ with $f_{HRTIMER} = 216$ MHz depending on the clock controller configuration.

(3) This parameter does not take into account latency introduced by GPIO or comparator.

Table 4-71. HRTIMER synchronization input / output⁽¹⁾

Symbol	Description	Conditions	Min	Typ	Max	Unit
$t_{W(SYNCIN)}$	Minimum pulse width on SYNCIN inputs, including HRTIMER_SCIN	—	2	—	—	$t_{HRTIMER}^{(2)}$
$t_{LAT(DF)}$	Response time to external synchronization request	—	—	—	1	$t_{HRTIMER}^{(2)}$
$t_{W(AF)}$	Pulse width on HRTIMER_SCOUT output	—	—	16	—	$t_{HRTIMER}^{(2)}$
		$f_{HRTIMER} = 216$ MHz	—	74	—	ns
		$f_{HRTIMER} = 170$ MHz	—	94	—	

(1) Value guaranteed by design, not 100% tested in production.

4.32. TIMER characteristics

Table 4-72. TIMER characteristics (For GD32G553xxx7) ⁽¹⁾

Symbol	Description	Conditions	Min	Max	Unit
t _{res}	Timer resolution time	—	1	—	t _{TIMERxCLK}
		f _{TIMERxCLK} = 216 MHz	4.6	—	ns
f _{EXT}	Timer external clock frequency	—	0	f _{TIMERxCLK} /2	MHz
		f _{TIMERxCLK} = 216 MHz	0	108	MHz
RES	Timer resolution	TIMERx (except TIMER1/4)	—	16	bit
		TIMER1/4	—	32	
t _{COUNTER}	16-bit counter clock period when internal clock is selected	—	1	65536	t _{TIMERxCLK}
		f _{TIMERxCLK} = 216 MHz	0.0046	301.46	µs
	32-bit counter clock period when internal clock is selected (only TIMER1/4)	—	1	2 ³²	t _{TIMERxCLK}
		f _{TIMERxCLK} = 216 MHz	4.6x10 ⁻⁹	19.7	s
t _{MAX_COUNT}	Maximum possible count (except TIMER1/4)	—	—	65536x65536	t _{TIMERxCLK}
		f _{TIMERxCLK} = 216 MHz	—	19.7	s
	Maximum possible count (only TIMER1/4)	—	—	65536x2 ³²	t _{TIMERxCLK}
		f _{TIMERxCLK} = 216 MHz	—	361.979	h

(1) Value guaranteed by design, not 100% tested in production.

Table 4-73. TIMER characteristics (For GD32G553xxx3) ⁽¹⁾

Symbol	Description	Conditions	Min	Max	Unit
t _{res}	Timer resolution time	—	1	—	t _{TIMERxCLK}
		f _{TIMERxCLK} = 170 MHz	5.88	—	ns
f _{EXT}	Timer external clock frequency	—	0	f _{TIMERxCLK} /2	MHz
		f _{TIMERxCLK} = 170 MHz	0	85	MHz
RES	Timer resolution	TIMERx (except TIMER1/4)	—	16	bit
		TIMER1/4	—	32	
t _{COUNTER}	16-bit counter clock period when internal clock is selected	—	1	65536	t _{TIMERxCLK}
		f _{TIMERxCLK} = 170 MHz	0.00588	385.5	µs
	32-bit counter clock period when internal clock is selected (only TIMER1/4)	—	1	2 ³²	t _{TIMERxCLK}
		f _{TIMERxCLK} = 170 MHz	5.88x10 ⁻⁹	25.26	s
t _{MAX_COUNT}	Maximum possible count (except TIMER1/4)	—	—	65536x65536	t _{TIMERxCLK}
		f _{TIMERxCLK} = 170 MHz	—	25.26	s
	Maximum possible count (only TIMER1/4)	—	—	65536x2 ³²	t _{TIMERxCLK}
		f _{TIMERxCLK} = 170 MHz	—	459.93	h

(1) Value guaranteed by design, not 100% tested in production.

4.33. WDGT characteristics

Table 4-74. FWDGT min/max timeout period at 32 kHz (IRC32K)⁽¹⁾

Prescaler divider	PSC[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = = 0xFFFF	Unit
1/4	000	0.125	512	ms
1/8	001	0.25	1024	
1/16	010	0.5	2048	
1/32	011	1.0	4096	
1/64	100	2.0	8192	
1/128	101	4.0	16384	
1/256	110 or 111	8.0	32768	

(1) Value guaranteed by design, not 100% tested in production.

Table 4-75. WWDGT min-max timeout value at 100 MHz (f_{PLK1})⁽¹⁾

Prescaler divider	PSC[1:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	40.96	μs	2.621	ms
1/2	01	81.92		5.242	
1/4	10	163.84		10.485	
1/8	11	327.68		20.971	

(1) Value guaranteed by design, not 100% tested in production.

4.34. JTAG Timing

Table 4-76. JTAG Scan Interface Timing (For GD32G553xxx7)⁽¹⁾

Symbol	Description	Min	Max	Unit
t _{C(JTAG)}	Cycle time, JTAG low and high period	18.5	—	ns
t _{SU(TDI/TMS - TCKr)}	Setup time, TDI, TMS before TCK rise (TCKr)	7	—	ns
t _{H(TCKr - TDI/TMS)}	Hold time, TDI, TMS after TCKr	1	—	ns
t _{H(TCKf - TDO)}	Hold time, TDO after TCKf	6	—	ns
t _{D(TCKf - TDO)}	Delay time, TDO valid after TCK fall (TCKf)	—	6.5	ns


(1) Value guaranteed by design, not 100% tested in production

Table 4-77. JTAG Scan Interface Timing (For GD32G553xxx3)⁽¹⁾

Symbol	Description	Min	Max	Unit
t _{C(JTAG)}	Cycle time, JTAG low and high period	23.5	—	ns
t _{SU(TDI/TMS - TCKr)}	Setup time, TDI, TMS before TCK rise (TCKr)	9	—	ns
t _{H(TCKr - TDI/TMS)}	Hold time, TDI, TMS after TCKr	2	—	ns
t _{H(TCKf - TDO)}	Hold time, TDO after TCKf	8	—	ns
t _{D(TCKf - TDO)}	Delay time, TDO valid after TCK fall (TCKf)	—	8.5	ns

(1) Value guaranteed by design, not 100% tested in production.

Figure 4-17. JTAG timing diagram



4.35. SWD Timing

Table 4-78. SWD Interface Timing (For GD32G553xxx7) ⁽¹⁾

Symbol	Description	Min	Max	Unit
$t_{CYC(SWCLK)}$	SWCLK clock cycle time	18.5	—	ns
$t_{H(SWCLK)}$	SWCLK clock high pulse width	9	—	ns
$t_{L(SWCLK)}$	SWCLK clock low pulse width	9	—	ns
$t_{R(SWCLK)}$	SWCLK clock rise time	—	1	ns
$t_{F(SWCLK)}$	SWCLK clock fall time	—	1	ns
$t_{SU(SWD)}$	SWDIO setup time	7	—	ns
$t_{H(SWD)}$	SWDIO hold time	1	—	ns
$t_{D(SWD)}$	SWDIO data delay time	6	6.5	ns


(1) Value guaranteed by design, not 100% tested in production.

Table 4-79. SWD Interface Timing (For GD32G553xxx3) ⁽¹⁾

Symbol	Description	Min	Max	Unit
$t_{CYC(SWCLK)}$	SWCLK clock cycle time	23.5	—	ns
$t_{H(SWCLK)}$	SWCLK clock high pulse width	10.5	—	ns
$t_{L(SWCLK)}$	SWCLK clock low pulse width	10.5	—	ns
$t_{R(SWCLK)}$	SWCLK clock rise time	—	2	ns
$t_{F(SWCLK)}$	SWCLK clock fall time	—	2	ns
$t_{SU(SWD)}$	SWDIO setup time	9	—	ns
$t_{H(SWD)}$	SWDIO hold time	2	—	ns
$t_{D(SWD)}$	SWDIO data delay time	8	8.5	ns

Value guaranteed by design, not 100% tested in production.

Figure 4-18. SWD timing diagram



5. Package information

5.1. LQFP128 package outline dimensions

Figure 5-1. LQFP128 package outline





Table 5-1. LQFP128 package dimensions

Symbol	Min	Typ	Max
A	—	—	1.60
A1	0.05	—	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.14	—	0.23
b1	0.13	0.16	0.19
c	0.13	—	0.18
c1	0.12	0.127	0.134
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
E	15.80	16.00	16.20
E1	13.90	14.00	14.10
e	—	0.40	—

Symbol	Min	Typ	Max
L	0.45	0.60	0.75
L1	—	1.00	—
L2	—	0.25	—
R1	0.08	—	—
R2	0.08	—	0.20
S	0.20	—	—
θ	0°	3.5°	7°
θ_1	0°	—	—
θ_2	11°	12°	13°
θ_3	11°	12°	13°

(Original dimensions are in millimeters)

Figure 5-2. LQFP128 recommended footprint



(Original dimensions are in millimeters)

5.2. LQFP100 package outline dimensions

Figure 5-3. LQFP100 package outline





Table 5-2. LQFP100 package dimensions

Symbol	Min	Typ	Max
A	—	—	1.60
A1	0.05	—	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.17	—	0.27
b1	0.17	0.20	0.23
c	0.13	—	0.17
c1	0.12	0.13	0.14
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
E	15.80	16.00	16.20
E1	13.90	14.00	14.10
e	0.40	0.50	0.60
eB	15.05	—	15.35
L	0.45	—	0.75
L1	—	1.00	—
θ	0°	—	7°

(Original dimensions are in millimeters)

Figure 5-4. LQFP100 recommended footprint



(Original dimensions are in millimeters)

5.3. WLCSP81 package outline dimensions

Figure 5-5. WLCSP81 package outline





Table 5-3. WLCSP81 package dimensions

Symbol	Min	Typ	Max
A	0.53	0.58	0.63
A1	—	0.43	—
A2	0.12	0.15	0.18
b	0.20	0.25	0.30
D	3.90	4.00	4.10
D1	3.10	3.20	3.30
E	3.90	4.00	4.10
E1	3.10	3.20	3.30
e	0.35	0.40	0.45

(Original dimensions are in millimeters)

Figure 5-6. WLCSP81 recommended footprint



(Original dimensions are in millimeters)

5.4. LQFP80 package outline dimensions

Figure 5-7. LQFP80 package outline





Table 5-4. LQFP80 package dimensions

Symbol	Min	Typ	Max
A	—	—	1.60
A1	0.05	—	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	—	0.27
b1	0.17	0.20	0.23
c	0.13	—	0.18
c1	0.12	0.127	0.134
D	13.80	14.00	14.20
D1	11.90	12.00	12.10
E	13.80	14.00	14.20
E1	11.90	12.00	12.10
e	—	0.50	—
L	0.45	0.60	0.75
L1	—	1.00	—

Symbol	Min	Typ	Max
L2	—	0.25	—
R1	0.08	—	—
R2	0.08	—	0.20
θ	0°	3.5°	7°
θ_1	0°	—	—
θ_2	11°	12°	13°
θ_3	11°	12°	13°

(Original dimensions are in millimeters)

Figure 5-8. LQFP80 recommended footprint



(Original dimensions are in millimeters)

5.5. LQFP64 package outline dimensions

Figure 5-9. LQFP64 package outline





Table 5-5. LQFP64 package dimensions

Symbol	Min	Typ	Max
A	—	—	1.60
A1	0.05	—	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	—	0.27
b1	0.17	0.20	0.23
c	0.13	—	0.18
c1	0.117	0.127	0.137
D	11.95	12.00	12.05
D1	9.90	10.00	10.10
E	11.95	12.00	12.05
E1	9.90	10.00	10.10
e	0.40	0.50	0.60
H	11.09	11.13	11.17
L	0.53	—	0.70

Symbol	Min	Typ	Max
L1	—	1.00	—
R1	—	0.15	—
R2	—	0.13	—
θ	0°	3.5°	7°
θ_1	0°	—	—
θ_2	11°	12°	13°
θ_3	11°	12°	13°
aaa	—	0.08	—
bbb	—	0.08	—

(Original dimensions are in millimeters)

Figure 5-10. LQFP64 recommended footprint



(Original dimensions are in millimeters)

5.6. LQFP48 package outline dimensions

Figure 5-11. LQFP48 package outline





Table 5-6. LQFP48 package dimensions

Symbol	Min	Typ	Max
A	—	—	1.60
A1	0.05	—	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	—	0.27
b1	0.17	0.20	0.23
c	0.13	—	0.18
c1	0.117	0.127	0.137
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
e	0.40	0.50	0.60
H	8.14	8.17	8.20
L	0.50	—	0.70

Symbol	Min	Typ	Max
L1	—	1.00	—
R1	0.08	—	—
R2	0.08	—	0.20
S	0.20	—	—
θ	0°	3.5°	7°
θ_1	11°	12°	13°
θ_2	11°	12°	13°
aaa	—	0.08	—
bbb	—	0.08	—

(Original dimensions are in millimeters)

Figure 5-12. LQFP48 recommended footprint



(Original dimensions are in millimeters)

5.7. QFN48 package outline dimensions

Figure 5-13. QFN48 package outline





Table 5-7. QFN48 package dimensions

Symbol	Min	Typ	Max
A	0.50	0.55	0.60
A1	0	0.02	0.05
b	0.20	0.25	0.30
b1	—	0.18	—
c	—	0.152	—
D	6.90	7.00	7.10
D2	5.50	5.60	5.70
E	6.90	7.00	7.10
E2	5.50	5.60	5.70
e	—	0.50	—
K	—	0.30	—
L	0.35	0.40	0.45
L1	0	0.05	0.10
h	0.30	0.35	0.40
Nd	—	5.50	—
Ne	—	5.50	—

(Original dimensions are in millimeters)

Figure 5-14. QFN48 recommended footprint



(Original dimensions are in millimeters)

5.8. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter “ θ ”. For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

θ_{JA} : Thermal resistance, junction-to-ambient.

θ_{JB} : Thermal resistance, junction-to-board.

θ_{JC} : Thermal resistance, junction-to-case.

Ψ_{JB} : Thermal characterization parameter, junction-to-board.

Ψ_{JT} : Thermal characterization parameter, junction-to-top center.

$$\theta_{JA}=(T_J-T_A)/P_D \quad (5-1)$$

$$\theta_{JB}=(T_J-T_B)/P_D \quad (5-2)$$

$$\theta_{JC}=(T_J-T_C)/P_D \quad (5-3)$$

Where, T_J = Junction temperature.

T_A = Ambient temperature

T_B = Board temperature

T_C = Case temperature which is monitoring on package surface

P_D = Total power dissipation

θ_{JA} represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower θ_{JA} can be considerate as better overall thermal performance.

θ_{JB} is used to measure the heat flow resistance between the chip surface and the PCB board.

θ_{JC} represents the thermal resistance between the chip surface and the package top case. θ_{JC} is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

The maximum chip-junction temperature, $T_J \text{ max}$, may be calculated using the following equation: $T_J \text{ max} = T_A \text{ max} + (P_D \text{ max} \times \theta_{JA})$ Where:

- $T_A \text{ max}$ is the maximum ambient temperature in $^{\circ}\text{C}$,
- θ_{JA} is the package junction-to-ambient thermal resistance, in $^{\circ}\text{C}/\text{W}$,
- $P_D \text{ max}$ is the sum of $P_{INT} \text{ max}$ and $P_{I/O} \text{ max}$ ($P_D \text{ max} = P_{INT} \text{ max} + P_{I/O} \text{ max}$), • $P_{INT} \text{ max}$ is the product of I_{DD} and V_{DD} . $P_{I/O} \text{ max}$ represents the maximum power dissipation on output pins expressed in Watts.

Table 5-8. Package thermal characteristics⁽¹⁾

Symbol	Condition	Package	Value	Unit
θ_{JA}	Natural convection, 2S2P PCB	LQFP128	47.84	°C/W
		LQFP100	49.18	
		WLCSP81	44.90	
		LQFP80	51.81	
		LQFP64	54.57	
		LQFP48	69.64	
		QFN48	28.60	
θ_{JB}	Cold plate, 2S2P PCB	LQFP128	33.88	°C/W
		LQFP100	22.70	
		WLCSP81	9.20	
		LQFP80	33.36	
		LQFP64	35.08	
		LQFP48	43.16	
		QFN48	6.10	
θ_{JC}	Cold plate, 2S2P PCB	LQFP128	7.43	°C/W
		LQFP100	12.52	
		WLCSP81	8.70	
		LQFP80	11.25	
		LQFP64	18.11	
		LQFP48	25.36	
		QFN48	5.62	
ψ_{JB}	Natural convection, 2S2P PCB	LQFP128	34.06	°C/W
		LQFP100	32.85	
		WLCSP81	7.30	
		LQFP80	33.53	
		LQFP64	35.41	
		LQFP48	47.75	
		QFN48	5.95	
ψ_{JT}	Natural convection, 2S2P PCB	LQFP128	0.33	°C/W
		LQFP100	0.53	
		WLCSP81	5.70	
		LQFP80	0.49	
		LQFP64	1.10	
		LQFP48	2.45	
		QFN48	0.17	

(1) Thermal characteristics are based on simulation, and meet JEDEC specification.

6. Ordering information

Table 6-1. Part ordering code for GD32G553xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32G553QET7	512	LQFP128	Green	Industrial -40°C to +105°C
GD32G553QCT7	256	LQFP128	Green	Industrial -40°C to +105°C
GD32G553VET7	512	LQFP100	Green	Industrial -40°C to +105°C
GD32G553VET3	512	LQFP100	Green	Industrial -40°C to +125°C
GD32G553VCT7	256	LQFP100	Green	Industrial -40°C to +105°C
GD32G553MEY7TR	512	WLCSP81	Green	Industrial -40°C to +105°C
GD32G553MCY7TR	256	WLCSP81	Green	Industrial -40°C to +105°C
GD32G553MET7	512	LQFP80	Green	Industrial -40°C to +105°C
GD32G553MET3	512	LQFP80	Green	Industrial -40°C to +125°C
GD32G553MCT7	256	LQFP80	Green	Industrial -40°C to +105°C
GD32G553RET7	512	LQFP64	Green	Industrial -40°C to +105°C
GD32G553RET3	512	LQFP64	Green	Industrial -40°C to +125°C
GD32G553RCT7	256	LQFP64	Green	Industrial -40°C to +105°C
GD32G553CET7	512	LQFP48	Green	Industrial -40°C to +105°C
GD32G553CET3	512	LQFP48	Green	Industrial -40°C to +125°C
GD32G553CCT7	256	LQFP48	Green	Industrial -40°C to +105°C
GD32G553CEU7	512	QFN48	Green	Industrial -40°C to +105°C
GD32G553CEU3	512	QFN48	Green	Industrial -40°C to +125°C
GD32G553CCU7	256	QFN48	Green	Industrial -40°C to +105°C

7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	1. Initial Release	Nov.07, 2024
1.1	1. Table number modification, refers to <u>Table 2-1. GD32G553xx devices features and peripheral list.</u>	Nov.19, 2024
1.2	1. Modify PG10-NRST pin name to NRST-PG10, and add notice to this pin, refers to <u>Pin definitions</u> and <u>Pinouts and pin assignment</u> chapter. 2. Modify EXMC_NL pin function to EXMC_NL/EXMC_NADV, refers to <u>Pin definitions.</u> 3. Pin name update, please refer to <u>Pin definitions.</u>	Jan.20, 2025
1.3	1. Add five part number: GD32G553VET3, GD32G553MET3, GD32G553RET3, GD32G553CET3, and GD32G553CEU3. 2. Add the difference descriptions among T3 and T7 devices.	Apr.18, 2025
1.4	1. Correct GPIO pin numbers, refers to <u>Table 2-1. GD32G553xx devices features and peripheral list.</u>	May.06, 2025

Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed by the Company (either expressly or impliedly) herein. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

To the maximum extent permitted by applicable law, the Company makes no representations or warranties of any kind, express or implied, with regard to the merchantability and the fitness for a particular purpose of the Product, nor does the Company assume any liability arising out of the application or use of any Product. Any information provided in this document is provided only for reference purposes. It is the sole responsibility of the user of this document to determine whether the Product is suitable and fit for its applications and products planned, and properly design, program, and test the functionality and safety of its applications and products planned using the Product. The Product is designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and the Product is not designed or intended for use in (i) safety critical applications such as weapons systems, nuclear facilities, atomic energy controller, combustion controller, aeronautic or aerospace applications, traffic signal instruments, pollution control or hazardous substance management; (ii) life-support systems, other medical equipment or systems (including life support equipment and surgical implants); (iii) automotive applications or environments, including but not limited to applications for active and passive safety of automobiles (regardless of front market or aftermarket), for example, EPS, braking, ADAS (camera/fusion), EMS, TCU, BMS, BSG, TPMS, Airbag, Suspension, DMS, ICMS, Domain, ESC, DCDC, e-clutch, advanced-lighting, etc.. Automobile herein means a vehicle propelled by a self-contained motor, engine or the like, such as, without limitation, cars, trucks, motorcycles, electric cars, and other transportation devices; and/or (iv) other uses where the failure of the device or the Product can reasonably be expected to result in personal injury, death, or severe property or environmental damage (collectively "Unintended Uses"). Customers shall take any and all actions to ensure the Product meets the applicable laws and regulations. The Company is not liable for, in whole or in part, and customers shall hereby release the Company as well as its suppliers and/or distributors from, any claim, damage, or other liability arising from or related to all Unintended Uses of the Product. Customers shall indemnify and hold the Company, and its officers, employees, subsidiaries, affiliates as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Product.

Information in this document is provided solely in connection with the Product. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Product described herein at any time without notice. The Company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Information in this document supersedes and replaces information previously supplied in any prior versions of this document.