

GigaDevice Semiconductor Inc.

Device limitations of GD32F30x

Errata Sheet

Table of Contents

Table of Contents	2
List of Figures	4
List of Tables	5
1. Introduction	6
1.1. Revision identification	6
1.2. Summary of device limitations	6
2. Descriptions of device limitations	8
2.1. PMU	8
2.1.1. Standby mode can not be entered normally	8
2.1.2. Power consumption is higher in deep-sleep mode.....	8
2.1.3. Standby mode cannot be waked up due to frequent wakeup signals before or after entering standby mode	8
2.2. RCU	9
2.2.1. MCU can not be waked up after entering deep-sleep / standby mode when DSLP_HOLD bit is set.....	9
2.3. ADC	9
2.3.1. ADC sampling distorts during the calibration.....	9
2.4. DAC	9
2.4.1. DAC output pin exists electric leakage to V _{REF+} pin when DAC is disabled	9
2.4.2. In the DAC noise mode, when the value (DH+DWBW) is configured more than 4095, the DAC output voltage will have an abnormal break point	10
2.5. TIMER	10
2.5.1. Data lost when using timer capture / compare event to trigger DMA transfer and enabling the output compare shadow function.....	10
2.6. USART	10
2.6.1. When the USART uses DMA for data transmission, an incorrect configuration order of DMA and USART can lead to data transmission loss	10
2.6.2. Mute mode can be waked up as long as the USART_CTL0 register is operated after mute mode is enabled	11
2.6.3. When USART is configured in DMA transmit mode and DMA channel is enabled before TEN is set, resulting in data loss.....	11
2.6.4. The high baud rate of USART will cause data loss when using hardware flow control mode	12
2.6.5. In idle frame wakeup mode, USART is woken up early by idle frames	12
2.7. I2C	12

2.7.1.	Read one more data because the BTC flag was not cleared	12
2.7.2.	Due to the timing difference of START signal between I2C0 and I2C1, the master that wins the arbitration cannot receive ACK, and the bus is blocked	12
2.8.	EXMC	13
2.8.1.	NE timing can not satisfy the requirement when using NAND pre-waiting function	13
2.9.	Core	13
2.9.1.	VDIV or VSQRT instructions might not complete correctly when very short ISRs are used	13
3.	Revision history	15

List of Figures

Figure 1-1. Device revision code of GD32F30x 6

List of Tables

Table 1-1. Applicable products	6
Table 1-2. Device limitations	6
Table 3-1. Revision history.....	15

1. Introduction

This document applies to GD32F30x product series, as shown in [Table 1-1. Applicable products](#). It provides the technical details that need to be paid attention to in the process of using GD32 MCU, as well as solutions to related problems.


Table 1-1. Applicable products

Type	Part Numbers
MCU	GD32F303xx series
	GD32F305xx series
	GD32F307xx series

1.1. Revision identification

The device revision can be determined by the mark on the top of the package. The 1st code on the line 3 of the mark represents product revision code. As the picture shown in [Figure 1-1. Device revision code of GD32F30x](#).

Figure 1-1. Device revision code of GD32F30x



1.2. Summary of device limitations

The device limitations of GD32F30x are shown in [Table 1-2. Device limitations](#), please refer to section 2 for more details.

Table 1-2. Device limitations

Module	Limitations	Workaround		
		Rev. Code A	Rev. Code C	Rev. Code F
PMU	<i>Standby mode can not be entered normally</i>	Y	Y	Y
	<i>Power consumption is higher in deep-sleep mode</i>	Y	Y	Y
	<i>Standby mode cannot be waked up due to frequent wakeup signals before or after entering standby mode</i>	N	N	--

RCU	<i>MCU can not be waked up after entering deep-sleep / standby mode when DSLEEP_HOLD bit is set</i>	Y	Y	Y
ADC	<i>ADC sampling distorts during the calibration</i>	Y	Y	Y
DAC	<i>DAC output pin exists electric leakage to VREF+ pin when DAC is disabled</i>	Y	--	--
	<i>In the DAC noise mode, when the value (DH+DWBW) is configured more than 4095, the DAC output voltage will have an abnormal break point</i>	Y	Y	Y
TIMER	<i>Data lost when using timer capture / compare event to trigger DMA transfer and enabling the output compare shadow function</i>	Y	Y	Y
USART	<i>When the USART uses DMA for data transmission, an incorrect configuration order of DMA and USART can lead to data transmission loss</i>	Y	Y	--
	<i>Mute mode can be waked up as long as the USART_CTL0 register is operated after mute mode is enabled</i>	Y	Y	--
	<i>When USART is configured in DMA transmit mode and DMA channel is enabled before TEN is set, resulting in data</i>	Y	Y	--
	<i>The high baud rate of USART will cause data loss when using hardware flow control mode</i>	N	N	N
	<i>In idle frame wakeup mode, USART is woken up early by idle frames</i>	N	N	N
I2C	<i>Read one more data because the BTC flag was not cleared</i>	Y	Y	Y
	<i>Due to the timing difference of START signal between I2C0 and I2C1, the master that wins the arbitration cannot receive ACK, and the bus is blocked</i>	N	N	N
EXMC	<i>NE timing can not satisfy the requirement when using NAND pre-waiting function</i>	Y	Y	Y
Core	<i>VDIV or VSQRT instructions might not complete correctly when very short ISRs are used</i>	Y	Y	Y

Note:

Y = Limitation present, workaround available

N = Limitation present, no workaround available

'--' = Limitation fixed

2. Descriptions of device limitations

2.1. PMU

2.1.1. Standby mode can not be entered normally

Description & impact

When system application programme exists other interrupt code (such as systick 1us period interrupt) and needs to enter standby mode through WFI instruction, the system can not enter the standby mode normally.

Workarounds

Application programme needs to mask all interrupts except RTC wakeup source before entering standby mode.

2.1.2. Power consumption is higher in deep-sleep mode

Description & impact

Power consumption is higher in deep-sleep mode.

Workarounds

Application programme can configure I/O (not used, including internal I/O) to analog mode to reduce the power consumption.

2.1.3. Standby mode cannot be waked up due to frequent wakeup signals before or after entering standby mode

Description & impact

When reset the internal signal STBY_CTL to enter to standby mode, if the T_{glitch} is smaller than 100ns, which will cause the mcu cannot be waked up. The narrow glitch will result in incorrect Vcore voltage.

Note: The T_{glitch} is the time between STBY_CTL low level and the wakeup signal (PA0 high level)

Workarounds

Not available.

2.2. RCU

2.2.1. MCU can not be waked up after entering deep-sleep / standby mode when DSLP_HOLD bit is set

Description & impact

When DSLP_HOLD bit is set and debug the mcu in deep-sleep mode, the mcu will not be waked up.

Workarounds

When the DSLP_HOLD bit is set to enable low power debugging, the application programme need switch the system clock to IRC8M before entering the deep-sleep mode.

2.3. ADC

2.3.1. ADC sampling distorts during the calibration

Description & impact

When application programme executes the adc calibration function after power up, V_{DDA} voltage generates fluctuation which results in the ADC sampling value distortion.

Workarounds

- 1) Add 1ms delay after ADC is enabled and before calibrating.
- 2) Connect a 1uF (better for an extra 10nF) capacitor in parallel with V_{DDA} pin.
- 3) Select a right bead between V_{DDA} and V_{DD} .

2.4. DAC

2.4.1. DAC output pin exists electric leakage to V_{REF+} pin when DAC is disabled

Description & impact

When DAC is disabled and V_{REF+} is smaller than V_{DD} exceeding 0.7V, DAC output pin exists electric leakage to V_{REF+} pin.

Workarounds

Avoid V_{REF+} is smaller than V_{DD} exceeding 0.7V.

2.4.2. In the DAC noise mode, when the value (DH+DWBW) is configured more than 4095, the DAC output voltage will have an abnormal break point

Description & impact

When the DAC is configured in noise mode and the DAC output value is set to a large value, the superimposed value (DH+DWBW) will exceed the maximum value of 4095, resulting in an abnormal break point of zero voltage in the DAC output signal.

Workarounds

When the DAC output value and the noise wave peak value are configured, avoid the superimposed value (DH+DWBW) overflow.

2.5. TIMER

2.5.1. Data lost when using timer capture / compare event to trigger DMA transfer and enabling the output compare shadow function

Description & impact

When using timer capture / compare event to trigger DMA transfer and enabling the output compare shadow function, DMA transfers data 0x00 to TIMERx_CHyCV register which will result in the second data lost after data 0x00.

Workarounds

Use one of the following methods:

- 1) Do not use data 0x00 in DMA transfer buffer.
- 2) Transfer the second data after the 0x00 twice.
- 3) Use the timer update event to trigger DMA transfer.

2.6. USART

2.6.1. When the USART uses DMA for data transmission, an incorrect configuration order of DMA and USART can lead to data transmission loss

Description & impact

Application programme configurations follow the such step:

- 1) Disable USART transmitter.

- 2) Configure the DMA channel counter.
- 3) Enable DMA channel.
- 4) Enable USART transmitter.

When using the above configuration, the transmission data is lost.

Workarounds

Adjust the configurations code sequence as follow:

- 1) Disable USART transmitter.
- 2) Configure the DMA channel counter.
- 3) Enable USART transmitter.
- 4) Enable DMA channel.

2.6.2. Mute mode can be waked up as long as the USART_CTL0 register is operated after mute mode is enabled

Description & impact

After mute mode is enabled, the operation on USART_CTL0 register will wake up USART from mute mode.

Workarounds

When mute mode is enabled and use hardware method to detect idle frame wakeup, operation on USART_CTL0 register is not allowed. When mute mode is enabled and use software method to detect idle frame wakeup, operation on USART_CTL0 register only be allowed when need to exit mute mode.

2.6.3. When USART is configured in DMA transmit mode and DMA channel is enabled before TEN is set, resulting in data loss

Description & impact

When USART is configured in DMA transmit mode (DEN bit is set), enabling the DMA channel when the transmitter is disabled (TEN bit is reset) will cause all data in the buffer to be sent to the USART data register, resulting in data loss.

Workarounds

Set TEN bit in the USART_CTL0 register before the CHEN bit of the corresponding DMA_CHxCTL register is enabled.

2.6.4. The high baud rate of USART will cause data loss when using hardware flow control mode

Description & impact

In the case of high baud rate of USART, when using the hardware flow control mode, the transmitter does not detect the RTS level in time due to the timing lag of the receiver RTS pulling up, resulting in one more data sent by the USART transmitter.

Workarounds

Not available.

2.6.5. In idle frame wakeup mode, USART is woken up early by idle frames

Description & impact

In multiprocessor communication mode, when USART is configured to wake up for an idle frame, it is woken up from mute mode early before an idle frame of the specified length has been detected or IDELF is set to 1.

Workarounds

Not available.

2.7. I2C

2.7.1. Read one more data because the BTC flag was not cleared

Description & impact

If an interrupt occurs before reading I2C_DATA register when RBNE flag is set and BTC flag is reset, I2C will read an additional data if BTC flag is set during the interrupt processing because the read data operation can not clear the BTC flag.

Workarounds

- 1) Using interrupt method to read the I2C_DATA register (need higher interrupt priority).
- 2) Using DMA method to read the I2C_DATA register (recommend).

2.7.2. Due to the timing difference of START signal between I2C0 and I2C1, the master that wins the arbitration cannot receive ACK, and the bus is blocked

Description & impact

The timing of the START signal of I2C0 and I2C1 is different, which leads to the misplaced SCL clock signal sent out, and the clock sent out in the address transmission phase is more than 8 clock signals. As a result, the master that wins the arbitration cannot receive ACK, so the SCL signal line is pulled down and the I2C bus is stuck.

Workarounds

Not available.

2.8. EXMC**2.8.1. NE timing can not satisfy the requirement when using NAND pre-waiting function****Description & impact**

For some EXMC_NCE-sensitive NAND Flash, NE timing can not satisfy the requirement when using NAND pre-waiting function. NE signal keeps the low level when EXMC_INTx is active.

Workarounds

Using general I/O port to simulate the NE timing to finish the NAND reading and writing, NE signal keeps the low level after starting reading or writing.

2.9. Core**2.9.1. VDIV or VSQRT instructions might not complete correctly when very short ISRs are used**

This limitation refers to Arm ID number 776924 in “Cortex-M4 & Cortex-M4 with FPU Software Developers Errata Notice”.

Description & impact

The VDIV and VSQRT instructions take 14 cycles to execute. When an interrupt is taken a VDIV or VSQRT instruction is not terminated, and completes its execution while the interrupt stacking occurs. If lazy context save of floating point state is enabled then the automatic stacking of the floating point context does not occur until a floating point instruction is executed inside the interrupt service routine.

Lazy context save is enabled by default. When it is enabled, the minimum time for the first instruction in the interrupt service routine to start executing is 12 cycles. In certain timing conditions, and if there is only one or two instructions inside the interrupt service routine, then the VDIV or VSQRT instruction might not write its result to the register bank or to the FPSCR.

The failure occurring conditions are as follows:

- 1) The floating point unit is enabled.
- 2) Lazy context saving is not disabled.
- 3) A VDIV or VSQRT is executed.
- 4) The destination register for the VDIV or VSQRT is one of s0 - s15.
- 5) An interrupt occurs and is taken.
- 6) The interrupt service routine being executed does not contain a floating point instruction.
- 7) Within 14 cycles after the VDIV or VSQRT is executed, an interrupt return is executed.

A minimum of 12 of these 14 cycles are utilized for the context state stacking, which leaves 2 cycles for instructions inside the interrupt service routine, or 2 wait states applied to the entire stacking sequence (which means that it is not a constant wait state for every access).

In general, this means that if the memory system inserts wait states for stack transactions then this erratum cannot be observed.

The implications of this limitation is that the VDIV or VQSRT instruction does not complete correctly and the register bank and FPSCR are not updated, which means that these registers hold incorrect, out of date, data.

Workarounds

A workaround is only required if the floating point unit is enabled. A workaround is not required if the stack is in external memory.

There are two possible workarounds:

- 1) Disable lazy context save of floating point state by clearing LSPEN to 0 (bit 30 of the FPCCR at address 0xE000EF34).
- 2) Ensure that every interrupt service routine contains more than 2 instructions in addition to the exception return instruction.

3. Revision history

Table 3-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	May.19 2022
1.1	<ol style="list-style-type: none"> Update the I2C limitation workarounds description Update note of chapter 1.2 	Apr.6 2023
1.2	<ol style="list-style-type: none"> Add PMU limitation, referring to chapter 2.1.3 Add core limitation, referring to chapter 2.10.1 Add limitations of Rev. Code C 	Nov.2 2023
1.3	<ol style="list-style-type: none"> Update the description of RCU limitation, refer to <u>MCU can not be waked up after entering deep-sleep / standby mode when DSLP_HOLD bit is set</u> Add DAC limitation, refer to <u>In the DAC noise mode, when the value (DH+DWBW) is configured more than 4095, the DAC output voltage will have an abnormal break point</u> Update the workarounds of TIMER limitation, refer to <u>Data lost when using timer capture / compare event to trigger DMA transfer and enabling the output compare shadow function</u> Update the description of USART limitation, refer to <u>When the USART uses DMA for data transmission, an incorrect configuration order of DMA and USART can lead to data transmission loss</u> Add USART limitation, refer to <u>When USART is configured in DMA transmit mode and DMA channel is enabled before TEN is set, resulting in data loss, The high baud rate of USART will cause data loss when using hardware flow control mode and In idle frame wakeup mode, USART is woken up early by idle frames</u> Add I2C limitation, refer to <u>Due to the timing difference of START signal between I2C0 and I2C1, the master that wins the arbitration cannot receive ACK, and the bus is blocked</u> Add limitations of Rev. Code F 	Jul.20 2024

Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as its suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.