GigaDevice Semiconductor Inc.

GD32W51x Rapid Development Guide

Application Note AN079



Table of Contents

Table of	of Contents	2
List of	Figures	4
List of	Tables	6
1. lı	ntroduction of development board	7
1.1. 1.1. 1.1.	1. The EVAL development board	7
1.2.	Boot mode	9
1.3.	Debugger interface	9
1.4.	View log1	D
2. E	Build development environment1	1
2.1.	Keil MDK5 installation1	1
2.2.	IAR Installation1	2
2.3.	CMAKE+GCC installation1	2
2.3.		
3. C	Development instructions14	4
3.1.	SDK execution program group1	4
3.2.	SDK configuration1	5
3.2. 3.2. 3.2. 3.2. 3.2.	 SRAM layout	6 6 7
3.3.	Firmware generation and download1	7
3.4.	Example of correct log1	8
4. K	EIL project1	9
4.1.	Project group	9
4.2. 4.2. 4.2.		0
4.3.	Compilation2	2
4.4.	Download24	4



4.5	Debug	24
5.	IAR project	26
5.1	Project group	26
5.2	Project configuration	26
-	.2.1. Device selection	
5.	.2.2. Debugger configuration	27
5.3	Compilation	28
5.4	Download	31
5.5	Debug	31
6.	GCC project	34
6.1	Project group	34
6.2	. Compilation	34
6.3	Debug	35
6	.3.1. Start the GDB server	35
6	.3.2. Start the GDB Client for debugging	36
7.	Q&A	38
7.1	DAPLINK disk identification	38
7.2	CM33 debugging by KEIL+JLINK	39
7.3	DAP chip firmware upgrade	40
7.4	No image error	40
7.5	Code runs in SRAM	40
8.	Revision history	42



List of Figures

Figure 1-1. The picture of the EVAL development board7
Figure 1-2. The picture of the START development board 8
Figure 1-3. Pins of J-LINK 10
Figure 1-4. The serial port configuration 10
Figure 2-1. Install the KEIL GD32W51x PACK11
Figure 2-2. Install the IAR GD32W51x Addon 12
Figure 2-3. JLINK driver download 13
Figure 2-4. JLINK driver installation 14
Figure 3-1. Boot process 14
Figure 3-2. Platform configuration15
Figure 3-3. SRAM layout 16
Figure 3-4. FLASH layout 17
Figure 3-5 Firmware version 17
Figure 3-6. List of devices and drivers 18
Figure 3-7. Project boot Information 18
Figure 4-1. KEIL project Group interface 19
Figure 4-2. KEIL "Device" options page 20
Figure 4-3. KEIL "Debug" options page 21
Figure 4-4. KEIL "JLINK Settings Debug" options page 21
Figure 4-5. KEIL "Flash Download" options page 22
Figure 4-6. Current project switch 23
Figure 4-7. Batch compilation 23
Figure 4-8. Batch compilation settings 24
Figure 4-9. KEIL download result 24
Figure 4-10. Initialization file for debugging 25
Figure 4-11. KEIL debugging interface 25
Figure 5-1. IAR project group 26
Figure 5-2. IAR "Target" options page 27
Figure 5-3. IAR "Debugger" options page 28
Figure 5-4. IAR compilation
Figure 5-5. IAR batch compilation settings 30
Figure 5-6. IAR Build Actions 31
Figure 5-7. IAR download result 31
Figure 5-8. IAR debugging button 32
Figure 5-9. IAR debugging interface 32
Figure 5-10. IAR multi-image debugging 33
Figure 6-1. Create the environment variable HOME 35
Figure 6-2. Start the JLINK GDB Server
Figure 6-3. GDB debug window
Figure 6-4. Common commands 37



AN079 GD32W51x Rapid Development Guide

Figure 7-1. Mbed serial port driver installation	38
Figure 7-2. List of device manager serial ports	38
Figure 7-3. KEIL DEBUG options	39
Figure 7-4. Add tools supported by KEIL	39
Figure 7-5. MAINTENANCE disk	40
Figure 7-6. NSPE MAP file	41



List of Tables

Гаble 1-1. Boot mode	9
Fable 8-1. Revision history	42



1. Introduction of development board

1.1. Picture of real development board

1.1.1. The EVAL development board

Figure 1-1. The picture of the EVAL development board



The EVAL development board is composed of a baseboard and a module. The module is equipped with GD32W51x WiFi chip and the baseboard provides many peripheral test ports, such as SDIO, I2S, IFRP, TSI and so on. In the figure above, the GD32W51x chip integrates FLASH through SIP (System In a Package). FLASH can also choose the way of external, module size unchanged.

For developers, the main focus may be on the following sections of the development board,



which are indicated in the picture above.

- Boot mode (Boot PIN)
- Power supply port (Power supply)
- Querying log (LOG UART)
- Debugger interface (GDLINK or JLINK)
- Reboot (Reset Button)

Note that the JLINK SWD CK PIN is multiplexed with the BOOT1 PIN. To switch the boot mode, switch the "BOOT1 / SWD Switch" jumper cap to the upper BOOT1 end. If Jlink debugging is required, switch the jumper cap to the SWD end below.

1.1.2. The START development board

The START development board is composed of a baseboard and a module equipped with GD32W51x WiFi chip. There are four types of GD32W51x WiFi chip, either internal SIP FLASH or external FLASH, and either 36 PIN package or 56 PIN package.



Figure 1-2. The picture of the START development board



For developers, the main focus may be on the following sections of the development board, which are indicated in the picture above.

- Boot mode (Boot PIN)
- Power supply port (Power supply)
- Querying log (LOG UART)
- Debugger interface (DAPLINK or JLINK)
- Reboot (Reset Button)

1.2. Boot mode

The GD32W51x chip can be booted from ROM, FLASH or SRAM

The level selection of the BOOT0 and BOOT1 pins of the development board determines the boot mode, As shown in <u>Table 1-1. Boot mode</u>. For more information about the boot mode, see the "GD32W51x_User_Manual".

Table 1-1. Boot mode

	BOOT1 pin is high BOOT1 pin is low			
BOOT0 pin is high	SRAM	ROM (Legacy Bootloader)		
BOOT0 pin is low		FLASH		

1.3. Debugger interface

For EVAL development board, GD-LINK or JLINK can be used as the debugging interface. The development board comes with the GD-LINK debugger, which can be used by simply connecting the Mini USB power port. The JLINK SWD mode is supported, leading out four pins +3V3, IO, CK and GND respectively, which correspond to JLINK emulator pins VCC, SWDIO, SWCLK and GND, as shown in *Figure 1-3. Pins of J-LINK*.

For START development board, DAPLINK or JLINK can be used as the debugging interface. The development board comes with the DAPLINK debugger (GD32F303), which can be used by simply connecting the power port Micro USB. The DAP chip is also integrated with UART, so only one USB cable is needed to complete power supply, debugging and log viewing. JLINK SWD leads out four pins, which are AGND、JCLK、JTWS and W3V3. Connect the four pins with GND, SWCLK, SWDIO and VCC (As shown in *Figure 1-3. Pins of J-LINK*) corresponding to the J-LINK emulator by using Dupont wires, and then Burning and debugging code can be done via J-Link SWD mode. Connect pins JCLK and JTWS with the lower two pins respectively through jumper caps to download and debug code through DAPLINK. *Figure 1-2. The picture of the START development board* shows the debugging through DAPLINK.



Figure 1-3. Pins of J-LINK

vcc	1			2	VCC (optional)	VCC	1			2	VCC (optional)
TRST	3			4	GND	N/U	3			4	GND
TDI	5			6	GND	N/U	5			6	GND
TMS	7			8	GND	SWDIO	7			8	GND
TCLK	9			10	GND	SWCLK	9			10	GND
RTCK	11			12	GND	N/U	11			12	GND
TDO	13			14	GND	SWO	13			14	GND
RESET	15			16	GND	RESET	15			16	GND
N/C	17			18	GND	N/C	17			18	GND
N/C	19			20	GND	N/C	19			20	GND
		J	TAG					sw	'nD		

1.4. View log

Use the MiniUSB cable to connect the EVAL development board or the MicroUSB cable to connect the START development board. Then start the serial port tool on the PC and configure parameters according to the *Figure 1-4. The serial port configuration* and connect the development board. After the connection is successful, logs can be printed through the serial port.



Serial Settings		
COM:	COM21	~
Baudrate:	115200	~
Data Bits:	8	~
Parity:	None	~
Stop Bits:	1	~
	Open	



2. Build development environment

Before compiling and burning the firmware, the development environment needs to be set up.

At present, there are three commonly used development tools, namely KEIL, IAR and GCC. The SDK for GD32W51x already supports all three development tools. Each of the three tools has its own strengths and can be selected according to specific requirements.

2.1. Keil MDK5 installation

- Download
 - Official website: <u>https://www2.keil.com/mdk5</u>, Please select MDK525 and later.
 - If forward compatibility with MDK4 is required, please download MDKCM5xx.EXE from the following website: <u>https://www2.keil.com/mdk5/legacy</u>.
- Installation
 - The installation option can be selected as default, KEIL MDK5 which is installed under the "C: / Keil_v5" directory.
 - GD32W51x PACK
 - The PACK file is located in the GD32W51x_Addon / KEIL folder in the SDK, that is, GigaDevice.GD32W51x_DFP_1.x.x.pack.
 - Double-click the PACK file to run it, click the button "Next", as shown in <u>Figure 2-1.</u> <u>Install the KEIL GD32W51x PACK</u>. After installation, the PACK file is installed under "C: / Keil_v5 / ARM / PACK / GigaDevice".

Figure 2-1. Install the KEIL GD32W51x PACK

Pack Unzip: GigaDevice GD32W51x_DFP 1.0.0	×
Welcome to Keil Pack Unzip Release 3/2021	
This program installs the Software Pack:	
GigaDevice GD32W51x_DFP 1.0.0 GigaDevice GD32W515 Series Device Support and Examples	
Destination Folder [C:\Keil_v5\ARM\PACK\GigaDevice\GD32W51x_DFP\1.0.0	
Keil Pack Unzip	
Pack already installed. K Next >> Carteria Click "Next" to replace. Carteria Carte	ancel



2.2. IAR Installation

- Download
 - Official website: <u>https://www.iar.com/products/architectures/arm</u>.
 - Select version 8.32 or later to better support ARM CM33.
- Installation
 - Default installation is optional. IAR will be installed under "C: / Program Files (x86)
 / IAR Systems / Embedded Workbench 8.2".
- GD32W51x Addon
 - Addon is located in the GD32W51x_Addon / IAR folder in the SDK, that is, IAR_GD32W51x_ADDON_1.x.x.exe.
 - Right-click "Run as Administrator", select the path to the IAR installation path, and click "start" to complete the installation, as shown in *Figure 2-2. Install the IAR* <u>GD32W51x Addon</u>.

Figure 2-2. Install the IAR GD32W51x Addon

Setup GigaDevice GD32W51x Device AddOn Package to IAR v1.0.0	×
This SETUP program installs:	
GigaDevice GD32W51x Device AddOn Package to IAR v1.0.0	
This AddOn will install into the following product folder.	
To install to this folder, press 'Start'. To Install to a different folder, press 'Browse' and select another fold	er.
D:\Program Files\IAR Systems\Embedded Workbench 8.2 Browse]
Realtime Status	
100%	
IAR Setup has performed all requested operations successfully Cancel	

2.3. CMAKE+GCC installation

For the GCC environment, CMAKE and MAKE are selected, and use GCC Toolchain to compile.

- CMAKE installation
 - Download website: <u>https://cmake.org/download/</u>.
 - Select version 3.15 or later. cmake-3.20.3-windows-x86_64 is recommended.
- MAKE installation
 - Download website: <u>http://ftp.gnu.org/gnu/make/</u>.
 - make-3.81 is recommended.



- Toolchain installation
 - Download website: <u>https://developer.arm.com/tools-and-software/open-</u> source-software/developer-tools/gnu-toolchain/gnu-rm/downloads
 - Select gcc-arm-none-eabi-7-2018-q2-update-win32 or later, gcc-arm-none-eabi-9-2020-q2-update-win32 is recommended.
- Add to the system path
 - After the installation is successful by using the default path, add the following path to the path of the system environment variables. If the installation path is changed, add the corresponding installation path to the system path.
 - a) C :/ Program Files (x86) / GnuWin32 / bin
 - b) C :/ Program Files (x86) / GNU Tools Arm Embedded / 9 2020-q2-update / bin
 - c) C :/ Program Files / CMake / bin

If JLINK is used as the debugger, the JLINK driver needs to be installed, refer to <u>JLINK driver</u> <u>installation</u>. If GD-LINK or DAPLINK is used, OpenOCD is used for downloading and debugging. OpenOCD does not need to be installed. The execution file is located in GD32W51x_Addon / openOCD / bin / openocd.exe.

2.3.1. JLINK driver installation

Developers can choose to use JLINK for development debugging, if not, skip this section

If the JLINK driver is not installed or its version is earlier, perform the following steps to download and install the JLINK driver.

- Download JLINK driver
 - Enter the official website: <u>https://www.segger.com/downloads/jlink/#J-</u> <u>LinkSoftwareAndDocumentationPack</u>.
 - Download JLink_Windows_V648b driver, as shown in <u>Figure 2-3. JLINK driver</u> <u>download</u>, Select Windows V6.48b and click "DOWNLOAD". On the page that pops up, select accept the protocol and download it directly.

Figure 2-3. JLINK driver download



- Install J-LINK driver
 - Double-click JLink_Windows_V648b.exe to install the Jlink driver. Select the "Ok" option only on the screen shown in *Figure 2-4. JLINK driver installation* and the default option for the rest. Make sure JLink.exe is installed in C :/ Program Files



(x86) / SEGGER / JLink / JLink.exe.

Figure 2-4. JLINK driver installation



- JLINK flash burning configuration
 - To use JLINK to burn flash in the GCC development environment, go to the GD32W51x_RELEASE / scripts / directory and run the "setup_jlink.bat" file by using rights of administrators. The FLASH burning algorithm file and JLinkDevices.xml will be replaced in the JLink installation directory "C :/ Program Files (x86) / SEGGER / JLink /".

3. Development instructions

Before the development, first understand the members of the SDK execution program group, how to correctly configure the SDK, and the final firmware generation location and composition.

SDK compilation and debugging can be done according to different development tools, such as KEIL, IAR or GCC, please select the corresponding chapter to understand.

3.1. SDK execution program group

The SDK finally generates two executables: MBL_NS (Main Bootloader) and WIFI_IOT (Some configuration files are called NSPE to be consistent with the name in the Trust Zone enabled mode). They all end up being burned to FLASH. After powering on, the program will start from the Reset_Handler of MBL_NS and then jump to the WIFI_IOT main program to run, as shown in *Figure 3-1. Boot process*.

Figure 3-1. Boot process





3.2. SDK configuration

3.2.1. Platform configuration

The configuration file is GD32W51x_RELEASE / config / platform_def.h, the main content is shown in *Figure 3-2. Platform configuration*.

Figure 3-2. Platform configuration

```
41: #define CONFIG_PLATFORM
                                         PLATFORM ASIC 32W51X
42:
43: #ifndef CONFIG_PLATFORM
44: #error "CONFIG PLATFORM must be defined!"
45: #elif CONFIG_PLATFORM >= PLATFORM_ASIC_32W51X
46: #define CONFIG_PLATFORM_ASIC
47: #else
48: #define CONFIG_PLATFORM_FPGA
49: #endif
51: #define PLATFORM_BOARD_32W515T_START
                                               0
52: #define PLATFORM_BOARD_32W515P_EVAL
                                               1
53: #ifdef CONFIG_PLATFORM_ASIC
54: #define CONFIG_BOARD
                                      PLATFORM BOARD 32W515P EVAL
55: #endif
57: #define XIP_FLASH_SIP
                              0
58: #define XIP_FLASH_EXT
                              1
59: #define CONFIG_XIP_FLASH
                                      XIP_FLASH_SIP
61: #ifndef CONFIG_XIP FLASH
62: #error "CONFIG_XIP_FLASH must be defined!"
63: #elif (CONFIG_XIP_FLASH == XIP_FLASH_EXT)
64: #define QSPI_FLASH_1_LINE
                                       0
65: #define QSPI_FLASH_2_LINES
                                       1
66: #define QSPI_FLASH_4_LINES
67: #define QSPI_FLASH_MODE
                                       QSPI_FLASH_4_LINES
68: #endif
70: #define CRYSTAL_26M
                                      0
71: #define CRYSTAL_40M
                                      1
72: #define PLATFORM_CRYSTAL
                                      CRYSTAL 40M
74:-#if defined(CONFIG BOARD) && (CONFIG BOARD == PLATFORM BOARD 32W515P EVAL)
75: #define LOG_UART USART2
76:<sub>0</sub>#else
77: #define LOG_UART USART1
78: #endif
80: #ifdef CONFIG_PLATFORM_FPGA
81: #define RFAD_SPI SPI0
82: #endif
83:
84: #define TOTAL_SRAM_SIZE
                                      (448 * 1024)
85:
86: #define CONFIG_HW_SECURITY_ENGINE
```

For the EVAL development board, please select:

- #define CONFIG_BOARD
 PLATFORM_BOARD_32W515P_EVAL
- For the START development board, please select:
 - #define CONFIG_BOARD PLATFORM_BOARD_32W515T_START



AN079 GD32W51x Rapid Development Guide

For the built-in SIP FLASH, please select:

 #define CONFIG_XIP_FLASH
 XIP_FLASH_SIP

 For the external EXT FLASH, please select:

 #define CONFIG_XIP_FLASH
 XIP_FLASH_EXT

 For crystal is 40 MHz, please select:

 #define PLATFORM_CRYSTAL
 CRYSTAL_40M

 For crystal is 26 MHz, please select:

 #define PLATFORM_CRYSTAL
 CRYSTAL_26M

3.2.2. SRAM layout

The configuration file is GD32W51x_RELEASE / config / config_gdm32_ntz.h. Modify the following macro definition values to plan the SRAM space occupied by the executable program segments MBL and NSPE. These values are offset addresses, and the base address is defined at the beginning of the file.

NSPE refers to the WIFI_IOT execution program segment, and Non-Secure Process Environment (NSPE) is the name of the WIFI_IOT execution program segment after the Trust Zone is enabled. As opposed to Secure Process Environment (PROT as seen in the configuration file), WIFI_IOT runs in a non-secure environment.

The line marked "! Keep unchanged!" cannot be modified, otherwise it will affect the running of the code MbedTLS in the ROM.

Figure 3-3. SRAM layout

The SRAM space plan inside each executable segment can be viewed in Scatter File on the Linker page of the Project option. The macro definitions in the file can be found in "xxx_region.h", for example, "nspe_region.h".

3.2.3. FLASH layout

The configuration file is GD32W51x_RELEASE / config / config_gdm32_ntz.h. Modify the following macro definition values to plan the FLASH space occupied by the executable program segments MBL and NSPE. These values are offset addresses, and the base address is defined at the beginning of the file. NSPE is explained in <u>SRAM layout</u>.

The line marked "! Keep unchanged!" cannot be modified, otherwise it will affect the running of the project.



Figure 3-4. FLASH layout

/* FLASH	H LAYEROUT */					
#define	RE_VTOR_ALIGNMENT	0x200	/*	!Keep	unchanged!	*/
#define	RE_MBL_OFFSET	0x0	/*	!Keep	unchanged!	*/
#define	RE_SYS_STATUS_OFFSET	0x8000	/*	!Keep	unchanged!	*/
#define	RE_IMG_0_PROT_OFFSET	0xA000				
#define	RE_IMG_0_NSPE_OFFSET	0xA000				
#define	RE_IMG_1_PROT_OFFSET	0x100000				
#define	RE_IMG_1_NSPE_OFFSET	0x100000				
#define	RE IMG 1 END OFFSET	0x200000				

The FLASH space plan inside each executable segment can be viewed in Scatter File on the Linker page of the Project option. The macro definitions in the file can be found in "xxx_region.h", for example, "nspe_region.h".

3.2.4. Firmware version number

The configuration file is GD32W51x_RELEASE / config / config_gdm32_ntz.h. Modify the following macro definition values to specify the version number. However, the only version number that will affect future user upgrades is RE_NSPE_VERSION.

The MBL can only be upgraded locally, and the NSPE can be upgraded online. The SDK version is the same as RE_NSPE_VERSION, and the version number is displayed in the startup log through UART, for example, "SDK version: V1.0.0".

Figure 3-5 Firmware version

```
/* FW_VERSION */
#define RE_MBL_VERSION 0x01000000
#define RE_NSPE_VERSION 0x01000000
```

3.2.5. APP configuration

The configuration file is "GD32W51x_RELEASE / NSPE/WIFI_IOT / app / app_cfg.h". Some applications can be opened or not, for example: ATCMD, SSL example, Aliyun, FATFS and so on.

3.3. Firmware generation and download

The BIN and HEX files automatically generated by the compiled script are placed in the "GD32W51x_RELEASE / scripts / images /" directory. Image-*.bin is used for production or upgrade.

The "image-all.bin" file contains executable program segments MBL_NS and WIFI_IOT, which can be used for production and burned to blank FLASH.

The "image-ota.bin" file contains only WIFI_IOT (NSPE), which can be used to upgrade.



For download, in addition to the IDE tool download, for the START development board, can also be downloaded by the copy and paste method. When the development board is plugged into the computer via USB cable, the DAPLINK disk as shown in *Figure 3-6. List of devices and drivers*. Directly copy the" image-all.bin" file into the DAPLINK disk to complete the FLASH burning of GD32W51x chip. HEX file downloads are also supported.

Figure 3-6. List of devices and drivers



3.4. Example of correct log

After the firmware group (MBL_NS+WIFI_IOT) is downloaded successfully, open the serial port tool and press the "Reset" button on the development board. The startup information is shown in *Figure 3-7. Project boot Information*. If an exception occurs, refer to *Q&A* to try to resolve it.

Figure 3-7. Project boot Information

```
GIGA DEVICE
MBL: Boot from Image 0.
SDK first message for GDM32W51x
SDK git revision: v1.0.1-1-g59fcaae3-59fcaae3d82d9aa8
SDK version: V1.0.1
SDK build date: 2022/02/28 12:09:00
System reset mode: pin,
System clock is 18000000
WiFi SW init OK.
WiFi RF init OK.
WiFi BB config OK.
WiFi RF calibration OK.
WiFi MAC address: 76:ba:ed:1c:cb:47
wifi netlink: device opened!
Fatfs: mount succeed
#
```



4. KEIL project

This chapter describes how to compile and debug the SDK in KEIL.

The project group consists of two projects: MBL_NS and WIFI_IOT. WIFI_IOT contains the WiFi protocol stack, peripheral drivers, applications, etc. MBL_NS is mainly responsible for selecting the correct firmware to run from two WIFI_IOT firmware (one for the current firmware and one for the upgraded firmware).

4.1. Project group

To enable KEIL to identify GD32W51x, install "GD32W51x_DFP_1.x.x.pack" in the "gigadevice.GD32w51x_addon /KEIL" directory before opening the project.

Find "MultiProject_NS.uvmpw" from the root directory of GD32W51x_RELEASE and doubleclick KEIL to open the workspace, as shown in *Figure 4-1. KEIL project Group interface*.

D:\work\TFM\GDM321XX ALL 1\GD3	2W51x RELEASE\MBL\project\KEIL\Project MBL NS.uvprojx - µ – 🛛 🗙
	Peripherals Tools SVCS Window Help
😻 🔛 🕮 🧼 🕶 🤤 🙀 Target_GDI	мза 🖂 🔊 🖶 🖶 🗇 🍘
Project 📮 🗵	<mark>] mbl_ns.c</mark> ▼ ×
🖃 📅 WorkSpace 📃	l #include "gd32w51x.h"
🖃 🔧 Project: Project_MBL_NS	2 #include "mbl_trace.h"
🖨 ᇶ Target_GDM32	3 #include "mbl_region.h"
🗉 🛅 bootloader	4 #include "mbl_image.h"
🖽 들 gdm32	5 #include "mbl_sys.h" 6 #include "mbl uart.h"
	7 #include "mbl flash.h"
Project: Project_WIFI_IOT	8
Project_Freertos	<pre>9 typedef void (*img_fptr_t) (void);</pre>
Alicloud	<pre>10 int32_t mbl_err_process = ERR_PROCESS_ENDLESS_LOOP;</pre>
	<pre>11 int32_t mbl_trace_level = MBL_WARN; 12</pre>
Application	12 13 #if defined (ARM ARCH 8M MAIN) defined (ARM AR
🗈 🧰 Armdsp	14 /* Macros to pick linker symbols */
Bsp	15 #if defined (_ICCARM_)
🗈 들 Common	16 #define REGION(a, b) a##b
🗈 🛅 Demo	17 #define REGION NAME(a, b) REGION(a, b)
🕀 🛅 Freertos	<pre>18 #define REGION_DECLARE(a, b) extern uint32_t REGION_N; 19 REGION DECLARE(CSTACK, \$\$Base);</pre>
🗉 🛅 Library	20 #else /* CC ARM or GNUC */
🗈 🗀 Lwip	21 #define REGION(a, b, c) a##b##c
🕀 🛅 Mbedtls	22 #define REGION_NAME(a, b, c) REGION(a, b, c)
🗉 🛅 Peripherals	23 #define REGION_DECLARE(a, b, c) extern uint32_t REGIO
	24 REGION_DECLARE(Image\$\$, ARM_LIB_STACKHEAP, \$\$ZI\$\$Base
	25 #endif /*ICCARM */ 26 #endif
	27
E Project Books {} Func 0, Temp	< >

Figure 4-1. KEIL project Group interface



4.2. **Project configuration**

4.2.1. Device selection

The GD32W515 chip is available in a variety of types and can be seen on the KEIL Options->Device page once the PACK is installed. As shown in *Figure 4-2. KEIL "Device"* options page. The default type is GD32W515PIQ6, 2M SIP FLASH, and 448K SRAM.

If the chip is of another type, select it based on the actual type.

Figure 4-2. KEIL "Device" options page



4.2.2. Debugger configuration

For the EVAL development board, select on-board GD-LINK and for the START development board, select on-board DAPLINK. The Debugger on the Debug page is "CMSIS-DAP ARMv8-M Debugger". For JLINK, select "J-LINK/J-TRACE Cortex", as shown in *Figure 4-3. KEIL "Debug" options page*.



Figure 4-3. KEIL "Debug" options page

evice Targe	t Output Listing User C/C++ (A	AC6) Asm Li	nker Debug Utilities			
C Use Simula	tor with restrictions Settings	G Use: J-LINK	K / J-TRACE Cortex Settings			
Limit Speed	to Real-Time		Kplus Debugger			
C Load Appli Initialization File	estion at Startup 🔽 Run to main()	Load ULINK	K Pro ARMv8-M Debugger (2/ME ARMv8-M Debugger 5-DAP ARMv8-M Debugger is ARMv8-M Debugger Edit			
Restore Deb	ug Session Settings	Restore Debug	Session Settings			
🔽 Breakp	oints 🔽 Toolbox	I Breakpoints I Toolbox				
₩ Watch	Windows & Performance Analyzer	Watch W	Indows			
Memory	Display 🔽 System Viewer	Memory D	Display 🔽 System Viewer			
CPU DLL:	Parameter:	Driver DLL:	Parameter:			
		SARMV8M.DLL	-MPU			
Dialog DLL:	Parameter.	Dialog DLL:	Parameter:			
		TCM.DLL	pCM33			
Wam if out	dated Executable is loaded	Warn if outda	ated Executable is loaded			
	Manage Component V	lewer Description Fil	les			
	OK Ca	ncel De	efaults Help			

In the KEIL project, relevant Debugger settings have been configured by default. Note that the JLINK port must be selected as SW. Use JLINK Debugger, connect GD32W515 chip, the page as shown in *Figure 4-4. KEIL "JLINK Settings Debug" options page* will appear.

Figure 4-4. KEIL "JLINK Settings Debug" options page

Cortex JLink/JTrace Target Driver Setup		×
Debug Trace Flash Download		
J-Link / J-Trace Adapter SW De	evice	
SN: 59406895	IDCODE Device Name	love
Device: J-Link SW	VDI Ox0BE12477 ARM CoreSight SW-DP	Up
HW : V9.40 dll : V6.48b	-	Down
FW : J-Link V9 compiled May 17 :		200011
Port: Max © Au	utomatic Detection ID CODE:	
SW - 3 MHz - C M	Ianual Configuration Device Name:	
Auto Clk	dd Delete Update IR len:	
Connect & Reset Options Connect: Normal Reset: Normal <u>Reset after Connect</u>	Cache Options Cache Code Cache Code Cache Memory Download Options Download Options Download Options	
Interface TCP/IP	Misc	
USB C TCP/IP IP-Address	Port (Auto: Autodetect JLink In	fo
Scan 127 . 0 . (_
State: ready	Ping JLink Cr	nd
	确定 取消	应用(<u>A</u>)

If the Device is changed, the Debugger settings need to be reconfigured. After selecting the correct Debugger, the FLASH download algorithm needs to be selected, as shown in *Figure*



<u>4-5. KEIL "Flash Download" options page</u>. Note that the "Size" in "RAM for Algorithm" needs to be changed to 0x2000.

Figure 4-5. KEIL "Flash Download" options page

C Do not Erase	s I ⊽ Verify	m	RAM for Algorithm	Size: 0x2000	
ogramming Algorithm	1				
Description Add Flash Programming	Device Size	Device Typ	e Address R	lange X	
Add Hash Flogramming /	agonann			^	
Description	Flash Size	Device Type	Origin	^	
GD32W515_Nsecure_Flash	2M	On-chip Flash	Device Family Package		
GD32W515_Secure_Flash	2M	On-chip Flash	Device Family Package		
A2FxxxM3 128kB Flash	128k	On-chip Flash	MDK Core		
A2FxxxM3 256kB Flash	256k	On-chip Flash	MDK Core		
A2FxxxM3 512kB Flash	512k	On-chip Flash	MDK Core		
ADuCRF101 128kB Flash	128k	On-chip Flash	MDK Core		
ADuCM360 128kB Flash	128k	On-chip Flash	MDK Core		
AM29x128 Flash	16M	Ext. Flash 16-bit	MDK Core		3
ATSAM3N 128kB Flash	128k	On-chip Flash	MDK Core		
ATSAM3N 16kB Flash	16k	On-chip Flash	MDK Core		
ATSAM3N 256kB Flash ATSAM3N 32kB Flash	256k 32k	On-chip Flash	MDK Core MDK Core		
ATSAM3N 32kB Flash	32K 64k	On-chip Flash	MDK Core		
ATSAM3N 64KB Flash ATSAM3N GPNVM bits	16B	On-chip Flash On-chip Flash	MDK Core		
ATSAM3N GENVM bits	128k	On-chip Flash	MDK Core		
ATSAM3S 256kB Flash	256k	On-chip Flash	MDK Core	~	
C:\Keil_v5\ARM\PACK\Giga	Device\GD32W51	x_DFP\1.0.2\Flash	-		

4.3. Compilation

Compilation

If a project needs to be compiled, verify that the project is currently active project. If not, select the project to be compiled, right-click it, and click "Set as Active Project", as shown in *Figure 4-6. Current project switch*. Then click the icon is to compile the project.



Figure 4-6. Current project switch



Batch compilation

Batch compilation is an option, as shown in *Figure 4-7. Batch compilation*. After clicking "Batch Build", Project_MBL_NS and Project_WIFI_IOT are compiled in turn. Click on the "Batch Setup...", custom batch compilation is available, as shown in *Figure 4-8. Batch compilation settings*. The OS for Project_WIFI_IOT can be FreeRTOS or RT-Thread.

Figure 4-7. Batch compilation





Figure 4-8. Batch compilation settings

Batch Setup	×
Select Project Targets:	
- Project_MBL_NS Target_GDM32	Build
	Rebuild
···· ✓ Project_Freertos ···· ✓ Project_Rtthread	Clean
	Select All
	Deselect All
	Help
	Close

User Command

The "User Command" is defined on each Project and automatically runs xxx_afterbuild.bat after compiling and linking successfully. This script mainly extracts from the output AXF file to generate the BIN format firmware. If it is nspe_afterbuild.bat, it will do one more thing, which is to concatenate mbl_ns.bin and nspe.bin to get image_all.bin.

4.4. Download

Click the icon ^{##} to download. Check whether the download is successful, as shown in *Figure 4-9. KEIL download result*.

Figure 4-9. KEIL download result

```
Erase Done.
Programming Done.
Verify OK.
Flash Load finished at 16:22:56
```

4.5. Debug

Initialization File

Before debugging, the "Initialization File (xxx.ini file) " needs to be edited. For crossproject debugging, the AXF files of multiple projects need to be loaded in, see GD32W51x_RELEASE / MBL / project / KEIL / mbl_ns.ini, as shown in *Figure 4-10. Initialization file for debugging*.



Figure 4-10. Initialization file for debugging

B:\work\TFM\GDM321XX_ALL_1\GD32W51x_RELEASE\MBL\project\KEIL\Project_MBL_NS.uvprojx - µVision	-		×
<u>File E</u> dit <u>V</u> iew <u>P</u> roject Fl <u>a</u> sh <u>D</u> ebug Peripherals <u>T</u> ools <u>S</u> VCS <u>W</u> indow <u>H</u> elp			
🗋 🗃 📓 🐉 🕺 🛍 🏝 🔊 (*) (🖛 🔿 🍖 🏗 🏗 🎨) 字 译 /////////////////////////////////) 🊓	•	6
🕸 🕮 🕮 + 🧱 🙀 Target_GDM32 🛛 🖳 🐔 着 🛸 🗇 🎰			
Project 4 🛛 mbl_ns.ini			▼ ×
<pre>WorkSpace</pre>	xf"	increm	ental
E Pr			>
Build Output			д 🛛
J-LINK / J-TRACE Co	rtex		

Start debugging

After the above ready, click on the icon ⁽⁴⁾, Or click "Dubug" and then "Start / Stop Debug Session" to start single-step debugging, as shown in *Figure 4-11. KEIL debugging interface*.

Figure 4-11. KEIL debugging interface





5. IAR project

This chapter describes how to compile and debug the SDK in IAR.

The project group consists of two projects: MBL_NS and WIFI_IOT. WIFI_IOT contains the WiFi protocol stack, peripheral drivers, applications, etc. MBL_NS is mainly responsible for selecting the correct firmware to run from two WIFI_IOT firmware (one for the current firmware and one for the upgraded firmware).

5.1. Project group

Find MultiProject_NS.eww from the GD32W51x_RELEASE root directory and double-click it to open the IAR workspace, as shown in *Figure 5-1. IAR project group*.

Please confirm that IAR_GD32W51x_ADDON_1.x.x.exe has been installed.

Figure 5-1. IAR project group



5.2. Project configuration

IAR Project configuration, mainly reflected in "Options..." dialog box, which is the IAR option mentioned below. This includes Device selection, output file selection, compile options, link options, download and debug options, and more.



The main things that may need to be adjusted are Device selection and debugger configuration.

5.2.1. Device selection

The GD32W515 chip is available in a variety of types and can be seen on the "IAR Options -> General Options -> Target" page once the Addon is installed, as shown in *Figure 5-2. IAR "Target" options page*. The default type is GD32W515xI, 2M SIP FLASH, and 448K SRAM.

If the chip is of another type, select it based on the actual type.

Figure 5-2. IAR "Target" options page

Options for node "Projec	T MBL NS"					AnalogDevices	>		
options for node in ojec						ARM	>		
						Axell	>		
Category:						Broadcom	>		
General Options						Cirrus	>		
Static Analysis						Cypress	>		
Runtime Checking C/C++ Compiler	Librand	Options 2	MICD	A-C:2004	MISRA	Epson	>		
Assembler	Target	Output		nfiguration	Library C	Faraday	>		
Output Converter	raiget	Output	Library Co	niiguration	Library C	Fujitsu	>		
Custom Build Build Actions	Processo	r variant				GD	GD G	D32W515x0	GD32W515
Linker	○ Core	(Cortex-M33	~		HDSC	GD G	D32W515x0_TZ	
Debugger	_		GD GD32W515x			Hilscher	GD G	D32W515xG	
Simulator CADI	Device		30 GD32005158	a	"	Holtek	GD G	D32W515xG_TZ	
CMSIS DAP		-Pack	None			Infineon	GD G	D32W515xl	
GDB Server	Citibis					Lapis	GD G	D32W515xI_TZ	
I-jet/JTAGjet J-Link/J-Trace	Endian m	ode	Floating point	settings		Linear	>		
TI Stellaris	• Little			-		Maxim	>		
Nu-Link PE micro	_		<u>F</u> PU	VFPv5 singl	le precision	Mediatek	>		
ST-LINK	_ <u>B</u> ig		D registers	16 ~		Microchip	>		
Third-Party Driver	ं BE <u>3</u>			10		Micronas	>		
TI MSP-FET TI XDS	• BE <u>8</u>	8				Microsemi	>		
11,205				□ Trust <u>Z</u> o	ne	MindMotion	>		
	□ DSP <u>E</u> x	tension		Mode S	ocuro	MitsubishiElectric	>		
	Advanc	ed SIMD (N	EON)	Node 5	ecure	NetSilicon	>		
						NordicSemi	>		
				OK	C	Nuvoton	>		
				OK	Cancel	NXP	>		

5.2.2. Debugger configuration

For the EVAL development board, select on-board GD-LINK and for the START development board, select on-board DAPLINK. The Driver on the Debugger Setup page is "CMSIS-DAP". For JLINK, select "J-LINK/J-TRACE Cortex". As shown in *Figure 5-3. IAR "Debugger" options page*.



Figure 5-3. IAR "Debugger" options page

Options for node "Project_MBL	_NS"						×
Category:							Factory Settings
General Options Static Analysis							
Runtime Checking							
	tup D	ownload	Images	Extra Options	Multicore	Plugin	s
Assembler							
Output Converter E	Driver			🗆 Run to			
	CMSIS D)AP	~	main			
Linker	Simulate			Tridit			
Debugger		51					
	CMSIS [
CMSIS DAP	GDB Sei						
	-jet/JTA -Link/J						
I-jet/JTAGjet	FI Stella						
J-Link/J-Trace	Nu-Link						
TI Stellaris	PE micro	D					
PEmicro	ST-LINK						
ST-LINK		arty Driver					
Third-Party Driver	FI MSP- FI XDS	FET) dobuggor) GI	D\GD32W515	d ddf	
II MSP-FET	17,03			(debugger (di	0/003244313/	d.uur	
TI XDS							
					OK (Cancel	

5.3. Compilation

Compilation

To compile, just right-click on the corresponding Project and select "Make". To recompile all, select "Rebuild All", as shown in *Figure 5-4. IAR compilation*.



Figure 5-4. IAR compilation



Batch compilation

Batch compilation needs to be set up first, click "Project" on the menu bar and select "Batch build..." from the drop-down menu and the "Batch Build" dialog box will pop up, as shown in *Figure 5-5. IAR batch compilation settings*. After clicking "New", the "Edit Batch Build" dialog box will pop up. Select all projects to the right box, fill in "Name" and click "OK". Go back to the "Batch Build" dialog box, select "All" and click "Make" to compile Project_MBL and Project_WIFI_IOT successively.



Figure 5-5. IAR batch compilation settings

MultiProject_NS - IAR Embedded Workbench	IDE - Arm 8.32.1 —	×
File Edit View Project Simulator Tools Wir	idow Help	
iti ti 🗳 🗳 🖆 🔛 🖄 🖆 🖆 ti		Ţ
Workspace Batch Build	×	
Project_MBL_NS - GDM32		
Files		
I MultiProject_NS	New	
- Project_MBL_N		
	Edit	
gdm32	Delete	
└─፼	Edit Batch Build X	
	Name	
- Application		
- Armdsp	All	
Build		
	Available configurations Configurations to build	
Hereitos	Project MBL NS - GDM32	
	Project_WIFI_IOT - Freertos	
–⊞ 🖬 Mbedtls	2	
- 🕀 📫 Peripherals		-
Overview Project_MBL_NS Project_WII	<<<	
Build	(Drag to order)	τ μ x
Messages		A A
<	OK Cancel >	× •
Build Debug Log		
Ready	Errors 1, Warnings 0	

Build Actions

Each Project user can customize "Build Actions", as shown in *Figure 5-6. IAR Build* <u>Actions</u>. Currently, the "Pre-build command line" and "Post-build command line" are defined on each project, which are executed before and after compilation, respectively. Xxx_prebuild.bat" is used to complete ICF file precompilation and generate compilation timestamps. "Xxx_afterbuild.bat" is mainly extracted from the output AXF file to generate the BIN format firmware. If it is nspe_afterbuild.bat, it will do one more thing, which is to concatenate mbl_ns.bin and nspe.bin to get image_all.bin.



Figure 5-6. IAR Build Actions

Options for node "Project_MBL_NS"	×
Category: General Options Static Analysis Runtime Checking Q/C++ Compiler Assembler Output Converter Custom Build Duld Actions Linker Debugger Simulator GAD OMSIS DAP GDB Server 1-jet/JTAGjet J-Link/J-Trace TI Stellaris Nv-Link PE micro ST-LINK Third-Party Driver TI MSP-FET TI XDS	
OK Cancel	

5.4. Download

Click "Project" and then "Download active application" to download. The correct burning Log displayed in the IAR Debug Log window is shown in *Figure 5-7. IAR download result*.

Figure 5-7. IAR download result

Reset Halt core after reset via DEMCR.VC_CORERESET.
Reset Reset device via AIRCR.SYSRESETREQ.
Hardware reset with strategy 0 was performed
Initial reset was performed
992 bytes downloaded (12.42 Kbytes/sec)
Loaded debugee: C\Program Files (x86)\IAR Systems\Embedded Workbench 8.2\arm\config\flashloader\GD\FlashGD32W515xIRAM448K.out
Target reset
Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.2\arm\config\flashloader\GD\FlashGD32W515xI.mac
Downloaded D:\Work\2021\GD32W51x_RELEASE_V1.0.1\MBL\project\IAR\MBL-NS\Exe\mbl-ns.axf to flash memory.
12603 bytes downloaded into FLASH (7.36 Kbytes/sec)
IAR Embedded Workbench 8.32.1 (C\Program Files (x86)\IAR Systems\Embedded Workbench 8.2\arm\bin\armproc.dll)

5.5. Debug

Debug

Click "Debug without Downloading" to start single-step debugging, as shown in <u>*Figure*</u> <u>5-8. IAR debugging button</u> and <u>*Figure* 5-9. IAR debugging interface</u>.



Figure 5-8. IAR debugging button



Figure 5-9. IAR debugging interface



Debugging of multiple images

For cross-project debugging, on the "Debugger"->"Images" page, fill in the "Path" box



with the output file (*.axf or *.out) path of the next containing debugging information, and fill in 0 for "Offset", and select "Debug info only", as shown in *Figure 5-10. IAR multi-image debugging*.

Figure 5-10. IAR multi-image debugging

Options for node "Project_	MBL_NS"					×
Category: General Options						Factory Settings
Static Analysis						
Runtime Checking C/C++ Compiler	Setup Down	load Images	Extra Options	Multicore	Plugins	
Assembler Output Converter Custom Build	☑ Download	extra image				
Build Actions	Path:	\\NSPE\Proje	ct\WIFI_IOT\IAR	\Nspe\Exe\	nspe.axf	
Linker Debugger Simulator	Offset:	0		ebug info c	only	
CADI CMSIS DAP	Download	extra image				
GDB Server I-jet/JTAGjet	Path:					
J-Link/J-Trace TI Stellaris	Offset:			ebug info o	only	
Nu-Link PE micro ST-LINK	Download	extra image				
Third-Party Driver TI MSP-FET	Path:					
TI XDS	Offset:		D	ebug info c	only	
			01	((Cancel	



6. GCC project

This chapter describes how to compile and debug the SDK in GCC.

Currently, only JLINK debugging is supported, and the CMSIS-DAP debugging function will be added later.

6.1. **Project group**

Using cmake + gnu make tools to build the SDK, there are two main targets: WIFI_IOT and MBL_NS. WIFI_IOT contains the WiFi protocol stack, peripheral drivers, applications, etc. MBL_NS is mainly responsible for selecting the correct firmware to run from two WIFI_IOT firmware (one for the current firmware and one for the upgraded firmware).

6.2. Compilation

Start the Windows command window, do not use PowerShell. Go to "GD32W51x_RELEASE" directory and run the following command:

- Creates the cmake build directory.
 - mkdir cmake_build
- Enter the cmake build directory.
 - cd cmake_build
- Run the cmake command to generate the Makefile.
 - cmake -G "Unix Makefiles" -DCMAKE_TOOLCHAIN_FILE: PATH =. / scripts / cmake / toolchain.cmake
- Run the make command to compile.
 - make -j

The preceding steps have been written into gcc_build_ns.bat. Double-click it to complete the first compilation.

- If only nspe needs to compile, go to the cmake_build directory and run the following command.
 - make nspe -j
- If only mbl needs to compile, go to the cmake_build directory and run the following command.
 - make mbl-ns -j
 - Download

Start the Windows command window, do not use PowerShell. Go to "GD32W51x_RELEASE" directory and run the following command:

■ gcc_download_ns.bat JLINK



Scripts / images / image-all.bin will be downloaded automatically using JLINK.

6.3. Debug

6.3.1. Start the GDB server

The debugging tool is GDB + JLink. Ensure that the Jlink connection is correct.

Conditions preparation:

Create an environment variable HOME, the recommended value is the user directory, such as C :/ Users / leo, see <u>Figure 6-1. Create the environment variable HOME</u> for details.

变量	值		
ChocolateyLastPathUpdate	132562784728805480		
MOZ_PLUGIN_PATH	C:\Program Files (x86)\Foxit Software\Foxit Reader\plugins\		
NO_XILINX_DATA_LICENSE	HIDDEN		
OneDrive	C:\Users\leo\OneDrive		
Path	C:\Program Files (x86)\GNU Arm Embedded Toolchain\9 202		
TEMP	C:\Users\leo\AppData\Local\Temp		
TMP	C:\Users\leo\AppData\Local\Temp		
	新建(N) 编辑(E) 删除(D)		
	が以生(N) 対荷相(C) 加加な(D)	_	
统变量(S)			
	/#*		
变量	值	^	
变量 ChocolateyInstall	 C:\ProgramData\chocolatey	^	
变量 ChocolateyInstall ComSpec		^	
变量 ChocolateyInstall ComSpec DriverData	C:\ProgramData\chocolatey C:\WINDOWS\system32\cmd.exe C:\Windows\System32\Drivers\DriverData	^	
变量 ChocolateyInstall ComSpec DriverData		^	
变量 ChocolateyInstall ComSpec DriverData HOME	C:\ProgramData\chocolatey C:\WINDOWS\system32\cmd.exe C:\Windows\System32\Drivers\DriverData C:\Users\leo	^	
变量 ChocolateyInstall ComSpec DriverData HOME NUMBER_OF_PROCESSORS	C:\ProgramData\chocolatey C:\WINDOWS\system32\cmd.exe C:\Windows\System32\Drivers\DriverData C:\Users\leo	^	
統变量(S) 变量 ChocolateyInstall ComSpec DriverData HOME NUMBER_OF_PROCESSORS OPENSSL_CONF OS	C:\ProgramData\chocolatey C:\WINDOWS\system32\cmd.exe C:\Windows\System32\Drivers\DriverData C:\Users\leo 16	~	
变量 ChocolateyInstall ComSpec DriverData HOME NUMBER_OF_PROCESSORS OPENSSL_CONF	C:\ProgramData\chocolatey C:\WINDOWS\system32\cmd.exe C:\Windows\System32\Drivers\DriverData C:\Users\leo 16 C:\OpenSSL-Win64\bin\openssl.cfg	~	

 In the directory pointed to by the environment variable HOME, create the file named ".gdbinit" with the following contents: set auto-load safe-path /.

The steps to start debugging are as follows:

Start the JLink Server and double-click JLinkGDBServer.exe in the installation directory



of the JLink driver. See <u>Figure 6-2. Start the JLINK GDB Server</u> for the configuration. Click "OK" after the configuration is complete.

- C :/ Program Files (x86) / SEGGER / JLink / JLinkGDBServer.exe.

Figure 6-2. Start the JLINK GDB Server

🔜 SEGGER J-Link GDB Serve	r V6.48b Config X		
Connection to J-Link			
● USB			
⊖ TCP/IP			
Target device			
Cortex-M33			
Little Endian 🔻			
Target interface			
SWD 🔻			
Speed	Misc. settings		
O Auto Selection	Init registers		
O Adaptive clocking	✓ Localhost only		
● Fixed 4000 ▼ kHz	U Locariost only		
Command line option			
-select USB -device Cortex-M33 -endian little -if SWD -speed 4000 -noir -LocalhostOnly			
OK	Cancel		

6.3.2. Start the GDB Client for debugging

After starting GDB server, the GDB client is ready for debugging. In addition, start the windows command window, go to the directory "GD32W51x_RELEASE / NSPE / Proj ect / WIFI_IOT / GCC", enter the command gdb, as shown in *Figure 6-3. GDB debug window*:

- arm-none-eabi-gdb output / bin / nspe.axf.
- Press Enter when prompted until the program stops at Reset_Handler.



Figure 6-3. GDB debug window



At this point, program debugging can be done by using the gdb command. The following are common command references, as shown in *Figure 6-4. Common commands*. For details, refer to the official document: <u>https://www.gnu.org/software/gdb/documentation/</u>.

Figure 6-4. Common commands

bt 打印	印调用栈信息
ir 打印	印寄存器信息
c (维	t续)执行代码到下一断点处
si 单斜	条指令执行
	指令执行到下一个断点
b linenumber 在》	源文件某行设置断点,例如 b 5
b function 在 在 B	函数入口处设置断点,例如 b PendSV_Handler
b *address 在技	指定内存地址处设置断点,例如 b *0x08005a1c
ъ ⊼	带参数,表示在下一条指令设置断点,在调用某函数前使用该
命令	令可以使函数执行返回后立即中断
ib 查看	看断点信息
	除断点(根据i b查看到的ID号删除),例如 d 3 删除3号断点
display /5i \$pc 查福	
x/5i\$pc 查福	看从PC开始的5条指令
x /4xw address 查福	看内存信息,以16进制32位打印 address 处的内存信息
4表	表示打印次数,x表示16进制,w表示双字
disassemble 查福	
disassemble /m 查福	看汇编代码和源码
disassemble /r 查福	看16进制机器码
	看源代码
	看某函数源代码,例如 1 CORE_Starting
l linenumber 从 b	当前文件某行开始查看源代码,例如 1 1231



7. Q&A

7.1. DAPLINK disk identification

When the START development board is used, if the serial port cannot be identified as "mbedSerialPort (COMx)" and the operating system is Windows 7 or later, install the Mbed serial port driver.

- Driver download
 - https://os.mbed.com/media/downloads/drivers/mbedWinSerial 16466.exe.
- Installation
 - Double-click "mbedWinSerial_16466.exe", and then click "Install", as shown in <u>Figure 7-1. Mbed serial port driver installation</u>. After the installation is successful, click "Finish".

Figure 7-1. Mbed serial port driver installation

mbed (x64)
This application will install the mbed Serial Port driver. This may take a few minutes to complete.
[Install Cancel

- Check
 - After the installation is successful, "mbed Serial Port (COMx)" is displayed on the device manager, as shown in *Figure 7-2. List of device manager serial ports*. The "DAPLINK" disk can be seen in the list of devices and drivers, as shown in *Figure 3-6. List of devices and drivers*.

Figure 7-2. List of device manager serial ports





7.2. CM33 debugging by KEIL+JLINK

By default, MDK5.25 does not support debugging ARM CM33 with JLINK. When ARM CM33 needs to use JLINK debugging, if the option to select JLINK debugger cannot be found in the debugger selection column on the Debug page of KEIL tool engineering options, as shown in *Figure 7-3. KEIL DEBUG options*, the "C :/ Keil_v5 / TOOLS.INI" file needs to be modified.

Figure 7-3. KEIL DEBUG options

🕅 Options for Target 'Target_GDM32'	×		
Device Target Output Listing User C/C++ (AC6) Asm Linker Debug Utilities			
C Use Simulator <u>with restrictions</u> Settings ☐ Limit Speed to Real-Time	Use: J-LINK / J-TRACE Cortex Settings ULINKplus Debugger J-LINK / J-TRACE Cortex		
Load Application at Startup Run to main() Initialization File: Edit	Load ULINK Pro ARMv8-M Debugger ULINK2/ME ARMv8-M Debugger Initializatic (MSIS-DAP ARMv8-M Debugger Models ARMv8-M Debugger 		
Restore Debug Session Settings Image: Breakpoints Image: Toolbox Image: Breakpoints Image:	Restore Debug Session Settings Image: Breakpoints Image: Toolbox Image: Breakpoints Image:		
CPU DLL: Parameter:	Driver DLL: Parameter: SARMV8M.DLL -MPU		
Dialog DLL: Parameter:	Dialog DLL: Parameter: TCM.DLL -pCM33		
Warn if outdated Executable is loaded Warn if outdated Executable is loaded Manage Component Viewer Description Files			
OK	cel Defaults Help		

Add TDRVx corresponding to J-LINK in line CPUDLL3 of [ARMADS] in TOOLS.INI file to increase support for JLINK. Using J-LINK debugging development board needs to add "TDRV4", according to *Figure 7-4. Add tools supported by KEIL*, and add "TDRV4" to the corresponding position. After the modification, re-open the KEIL tool and select "J-LINK/J-TRACE Cortex" to debug ARM CM33.



[ARMADS]	
PATH="C:\Keil_v5\ARM\"	
PATH1=".\ARMCC\bin\"	
DEFAULT_ARMCC_VERSION_CM0="Unspecified: use latest compiler version 5"	
DEFAULT_ARMCC_VERSION_CM0P="Unspecified: use latest compiler version 5"	
DEFAULT_ARMCC_VERSION_CM23="Unspecified: use latest compiler version 6"	
DEFAULT_ARMCC_VERSION_CM3="Unspecified: use latest compiler version 5"	
DEFAULT_ARMCC_VERSION_CM33="Unspecified: use latest compiler version 6"	
DEFAULT_ARMCC_VERSION_CM4="Unspecified: use latest compiler version 5"	
DEFAULT_ARMCC_VERSION_CM7="Unspecified: use latest compiler version 5"	
DEFAULT_ARMCC_VERSION_SC000="Unspecified: use latest compiler version 5"	
DEFAULT_ARMCC_VERSION_SC300="Unspecified: use latest compiler version 5"	
DEFAULT_ARMCC_VERSION_ARM7="Unspecified: use latest compiler version 5"	
DEFAULT_ARMCC_VERSION_ARM9="Unspecified: use latest compiler version 5"	
DEFAULT_ARMCC_VERSION_CR4="Unspecified: use latest compiler version 5"	
DEFAULT_ARMCC_VERSION_OTHER="Unspecified: use latest compiler version 6"	
CPUDLLO=SARM.DLL(TDRV17,TDRV18,TDRV19)	# Drivers for ARM7/9 devices
CPUDLL1=SARMCM3.DLL(TDRV0,TDRV1,TDRV2,TDRV3,TDRV4,TDRV5,TDRV6,TDRV7,TDRV8,TDRV9,TDRV10,TDRV11,TDRV12)	# Drivers for Cortex-M devices
CPUDLL2-SARMCR4.DLL(TDRV4)	# Drivers for Cortex-R4 devices
CPUDLL3=SARMV8M.DLL(TDRV2,TDRV13,TDRV4,TDRV14,TDRV15,TDRV16)	# Drivers for ARMv8-M devices
BOOK0=HLP\mdk5-getting-started.pdf("MDK-ARM Getting Started (PDF)",GEN)	



7.3. DAP chip firmware upgrade

If the DAP chip on the START development board needs firmware upgrade, keep the "Reset" button on the development board pressed, and then use the USB cable to power on, the computer will detect the MAINTENANCE disk at this time, as shown in *Figure 7-5. MAINTENANCE disk*.

Copy gd32w51x_if_crc_qspi.bin (for chip GD32W51x EXT FLASH) or gd32w51x_if_crc _fmc.bin (for chip GD32W51x SIP FLASH) to the MAINTENANCE disk. Upon success, the new DAP firmware will run and the DAPLINK disk will appear.

Figure 7-5. MAINTENANCE disk

MAINTENANCE (E:)			
63.9 MB 可用, 共 63.9 MB			

7.4. No image error

Print ERR: No image to boot (ret = -5).

Cause: The previous booting WIFI_IOT failed and MBL recorded that the IMAGE was running abnormally. If the other IMAGE was not burned or a booting exception occurred, it would print this message. That is to say, MBL considers that there is no legal IMAGE to jump to, and the boot fails.

Solution: MBL can be burned again, after burning the IMAGE state will be cleared.

7.5. Code runs in SRAM

If programs need to run faster to achieve higher performance, consider moving them to the SRAM.

Use KEIL

Open GD32W51x_RELEASE / NSPE / Project / WIFI_IOT / KEIL / Project.sct for editing, add the required files or functions to the Execution Region of RW_IRAM2, such as:

port.o (+RO)

Put the entire port.c file into the SRAM to run.

tasks.o (.text.xTaskIncrementTick)

Put the xTaskIncrementTick () function in tasks.c into the SRAM to run.

If the function is not added successfully, check the "GD32W51x_RELEASE / nspe / Project / WIFI_IOT / KEIL / wifi_iot / Freertos / List / nspe.map" and find the correct



symbol name according to the function name, as shown in Figure 7-6. NSPE MAP file.

Figure 7-6. NSPE MAP file

soc_rx_tasklet	0x20025049	Thumb Code	1770	<pre>soc_rx.o(i.soc_rx_tasklet)</pre>
soc_send_xframe	0x2002577d	Thumb Code	458	<pre>soc_tx.o(i.soc_send_xframe)</pre>
wlan_interrupt_rx_handler	0x20025a25	Thumb Code	144	<pre>soc_isr.o(i.wlan_interrupt_rx_handler)</pre>

Use IAR

If some functions need to be run in SRAM, add SECTION_RAM_CODE to the end of the function, such as:

- BaseType_t xTaskIncrementTick (void) SECTION_RAM_CODE
- Use GCC

Open "D32W51x_RELEASE / NSPE / Project / WIFI_IOT / GCC / nspe_gdm32_ns.ld" and find the line ".code_to_sRAM: ". The brace contains code that runs in SRAM. If new content needs to be added, it can be added at the end. Refer to existing documents in the format, such as:

KEEP (*port.o* (.text* .rodata*))

Put the entire port.c file into the SRAM to run.

KEEP (*tasks.o* (.text.xTaskIncrementTick))

Put the xTaskIncrementTick () function in tasks.c into the SRAM to run.



8. Revision history

Table 8-1. Revision history

Revision	Description	Date
1.0	Initial Release	Mar.25, 2022



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2022 GigaDevice - All rights reserved