

**GigaDevice Semiconductor Inc.**

**Device limitations of GD32E50x**

**Errata Sheet**

# Table of Contents

<b>Table of Contents</b> .....	<b>2</b>
<b>List of Figures</b> .....	<b>4</b>
<b>List of Tables</b> .....	<b>5</b>
<b>1. Introduction</b> .....	<b>6</b>
<b>1.1. Revision identification</b> .....	<b>6</b>
<b>1.2. Summary of device limitations</b> .....	<b>6</b>
<b>2. Descriptions of device limitations</b> .....	<b>8</b>
<b>2.1. PMU</b> .....	<b>8</b>
2.1.1. Standby mode cannot be waked up due to frequent wakeup signals before or after entering standby mode .....	8
2.1.2. Power consumption will increase when using LVD detection in standby mode .....	8
<b>2.2. RCU</b> .....	<b>8</b>
2.2.1. MCU cannot be waked up from Deep-sleep mode when DSLP_HOLD bit is set .....	8
<b>2.3. GPIO</b> .....	<b>9</b>
2.3.1. When PD0 / PD1 is shared with the OSCIN / OSCOUT pin, the external interrupt function cannot be used .....	9
2.3.2. The square wave or negative voltage on PD5 will affect the stability of core voltage .....	9
<b>2.4. DAC</b> .....	<b>9</b>
2.4.1. There is leakage between the DAC output pin and the VREFP pin .....	9
<b>2.5. TIMER</b> .....	<b>10</b>
2.5.1. Data lost when using timer capture / compare event to trigger DMA transfer and enabling the output compare shadow function .....	10
<b>2.6. SHRTIMER</b> .....	<b>10</b>
2.6.1. In certain cases, DLL calibration will lose SET / RESET .....	10
2.6.2. Unable to enter fault interrupt .....	10
2.6.3. SHRTIMER works abnormally when the update source is configured .....	10
2.6.4. Wave loss occurs when using DLL calibration .....	11
2.6.5. When using the update event function, there are wave loss, counter abnormal reset, and counter overperiod counting problems .....	11
<b>2.7. I2C</b> .....	<b>11</b>
2.7.1. Read one more data because the BTC flag was not cleared .....	11
<b>2.8. SQPI</b> .....	<b>12</b>
2.8.1. The power consumption in Deep-sleep / Deep-sleep 1 / Deep-sleep 2 mode is high when using external PSRAM .....	12
2.8.2. The power consumption in standby mode is high when using external PSRAM .....	12

---

2.8.3.	Misaligned access to PSRAM causes the program to run out of track .....	12
<b>2.9.</b>	<b>EXMC</b> .....	<b>12</b>
2.9.1.	NE timing can not satisfy the requirement when using NAND pre-waiting function .....	12
<b>2.10.</b>	<b>CAN</b> .....	<b>13</b>
2.10.1.	RS bit is 1 in default .....	13
<b>2.11.</b>	<b>ENET</b> .....	<b>13</b>
2.11.1.	The TBU interrupt fails to set the NI state .....	13
<b>2.12.</b>	<b>USB</b> .....	<b>13</b>
2.12.1.	When the LPM slave machine is connected to the PC host, if the previous control transaction of the LPM transaction is STALL, the LPM transaction will also be STALL .....	13
2.12.2.	Failure of data transfer in high speed synchronous pressure test .....	14
<b>3.</b>	<b>Revision history</b> .....	<b>15</b>

# List of Figures

Figure 1-1. Device revision code of GD32E50x..... 6

## List of Tables

Table 1-1. Applicable products .....	6
Table 1-2. Device limitations .....	6
Table 3-1. Revision history .....	15

## 1. Introduction

This document applies to GD32E50x product series, as shown in [Table 1-1. Applicable products](#). It provides the technical details that need to be paid attention to in the process of using GD32 MCU, as well as solutions to related problems.


**Table 1-1. Applicable products**

Type	Part Numbers
MCU	GD32E503xx series
	GD32E505xx series
	GD32E507xx series
	GD32E508xx series
	GD32EPRTxx series

### 1.1. Revision identification

The device revision can be determined by the mark on the top of the package. The 1st code on the line 3 of the mark represents product revision code. As the picture shown in [Figure 1-1. Device revision code of GD32E50x](#).

**Figure 1-1. Device revision code of GD32E50x**



### 1.2. Summary of device limitations

The device limitations of GD32E50x are shown in [Table 1-2. Device limitations](#), please refer to section 2 for more details.

**Table 1-2. Device limitations**

Module	Limitations	Workaround	
		Rev. Code A	Rev. Code B
PMU	<i>Standby mode cannot be waked up due to frequent wakeup signals before or after entering standby mode</i>	N	N
	<i>Power consumption will increase when using LVD detection</i>	Y	Y

Module	Limitations	Workaround	
		Rev. Code A	Rev. Code B
	<i>in standby mode</i>		
RCU	<i>MCU cannot be waked up from Deepsleep mode when DSLP_HOLD bit is set</i>	Y	Y
GPIO	<i>When PD0 / PD1 is shared with the OSCIN / OSCOUT pin, the external interrupt function cannot be used</i>	Y	--
	<i>The square wave or negative voltage on PD5 will affect the stability of core voltage</i>	N	N
DAC	<i>There is leakage between the DAC output pin and the VREFP pin</i>	Y	--
TIMER	<i>Data lost when using timer capture / compare event to trigger DMA transfer and enabling the output compare shadow function</i>	Y	Y
SHRTIMER	<i>In certain cases, DLL calibration will lose SET / RESET</i>	N	N
	<i>Unable to enter fault interrupt</i>	N	N
	<i>SHRTIMER works abnormally when the update source is configured</i>	N	N
	<i>Wave loss occurs when using DLL calibration</i>	N	N
	<i>When using the update event function, there are wave loss, counter abnormal reset, and counter overperiod counting problems</i>	N	--
I2C	<i>Read one more data because the BTC flag was not cleared</i>	Y	Y
SQPI	<i>The power consumption in Deep-sleep / Deep-sleep 1 / Deep-sleep 2 mode is high when using external PSRAM</i>	Y	Y
	<i>The power consumption in standby mode is high when using external PSRAM</i>	Y	Y
	<i>Misaligned access to PSRAM causes the program to run out of track</i>	Y	Y
EXMC	<i>NE timing can not satisfy the requirement when using NAND pre-waiting function</i>	Y	Y
CAN	<i>RS bit is 1 in default</i>	N	N
ENET	<i>The TBU interrupt fails to set the NI state</i>	Y	--
USB	<i>When the LPM slave machine is connected to the PC host, if the previous control transaction of the LPM transaction is STALL, the LPM transaction will also be STALL</i>	Y	Y
	<i>Failure of data transfer in high speed synchronous pressure test</i>	Y	Y

**Note:**

Y = Limitation present, workaround available

N = Limitation present, no workaround available

'-' = Limitation fixed

## 2. Descriptions of device limitations

### 2.1. PMU

#### 2.1.1. Standby mode cannot be waked up due to frequent wakeup signals before or after entering standby mode

##### Description & impact

When reset the internal signal STBY\_CTL to enter to standby mode, if the  $T_{\text{glitch}}$  is smaller than 100ns, which will cause the mcu cannot be waked up. The narrow glitch will result in incorrect Vcore voltage.

**Note:** The  $T_{\text{glitch}}$  is the time between STBY\_CTL low level and the wakeup signal (PA0 high level)

##### Workarounds

Not available.

#### 2.1.2. Power consumption will increase when using LVD detection in standby mode

##### Description & impact

When the LVD detection function is enabled, the standby power consumption will increase due to LVD detection function cannot be automatically disabled in standby mode.

##### Workarounds

The application programme need disable LVD detection before entering standby mode.

### 2.2. RCU

#### 2.2.1. MCU cannot be waked up from Deepsleep mode when DSLP\_HOLD bit is set

##### Description & impact

When the DSLP\_HOLD bit in the DBG\_CTL register is set, the MCU cannot be waked up after the MCU enters deepsleep mode.

##### Workarounds



The application programme need switch the system clock to IRC8M before entering the deepsleep mode.

### 2.3. GPIO

#### 2.3.1. When PD0 / PD1 is shared with the OSCIN / OSCOUT pin, the external interrupt function cannot be used

##### Description & impact

When PD0 / PD1 is shared with the OSCIN / OSCOUT pins, the I/O port cannot use the external interrupt function when it is used as a common I/O port.

##### Workarounds

Not available.

#### 2.3.2. The square wave or negative voltage on PD5 will affect the stability of core voltage

##### Description & impact

When the PD5 is used as input port, the square wave or negative voltage on PD5 will affect the stability of core voltage (1.1V domain).

##### Workarounds

Avoid input square wave signal or negative voltage signal on PD5 pin.

### 2.4. DAC

#### 2.4.1. There is leakage between the DAC output pin and the VREFP pin

##### Description & impact

When the DAC is disabled and the VDD voltage is 0.7V higher than the  $V_{REFP}$  voltage, the DAC output pin (PA4 / PA5) has leakage to VREFP pin.

##### Workarounds

The  $V_{REFP}$  voltage should be 0.7V less than the VDD voltage.

## **2.5. TIMER**

### **2.5.1. Data lost when using timer capture / compare event to trigger DMA transfer and enabling the output compare shadow function**

#### **Description & impact**

When using timer capture / compare event to trigger DMA transfer and enabling the output compare shadow function, DMA transfers data 0x00 to TIMERx\_CHyCV register which will result in the second data lost after data 0x00.

#### **Workarounds**

Use one of the following solutions:

- 1) Use timer update event to trigger DMA transfer.
- 2) The second data after data 0x00 is carried twice.

## **2.6. SHRTIMER**

### **2.6.1. In certain cases, DLL calibration will lose SET / RESET**

#### **Description & impact**

If the SET / RESET event occurs during DLL calibration, the SET / RESET event may be lost and has no effect on the output.

#### **Workarounds**

Not available.

### **2.6.2. Unable to enter fault interrupt**

#### **Description & impact**

When a fault event from system fault or fault channel occurs, the corresponding interrupt cannot be generated.

#### **Workarounds**

Not available.

### **2.6.3. SHRTIMER works abnormally when the update source is configured**

#### **Description & impact**

When SHRTIMER shadow registers are enabled, SHRTIMER works abnormally.

### **Workarounds**

Not available.

## **2.6.4. Wave loss occurs when using DLL calibration**

### **Description & impact**

When using DLL to calibrate the SHRTIMER clock, sampling deviation may occur in the internal frequency multiplier, which results in SHRTIMER wave loss.

### **Workarounds**

Not available.

## **2.6.5. When using the update event function, there are wave loss, counter abnormal reset, and counter overperiod counting problems**

### **Description & impact**

When the SHRTIMER update event function is used, problems such as wave loss, counter abnormal reset, counter overperiod counting, etc. occur.

### **Workarounds**

Not available.

## **2.7. I2C**

### **2.7.1. Read one more data because the BTC flag was not cleared**

#### **Description & impact**

If an interrupt occurs before reading I2C\_DATA register when RBNE flag is set and BTC flag is reset, I2C will read an additional data if BTC flag is set during the interrupt processing because the read data operation can not clear the BTC flag.

#### **Workarounds**

Use one of the following solutions:

- 1) Using interrupt method to read the I2C\_DATA register (need higher interrupt priority).
- 2) Using DMA method to read the I2C\_DATA register (recommend).

## **2.8. SQPI**

### **2.8.1. The power consumption in Deep-sleep / Deep-sleep 1 / Deep-sleep 2 mode is high when using external PSRAM**

#### **Description & impact**

In Deep-sleep / Deep-sleep 1 / Deep-sleep 2 mode, the MCU does not use the GPIO configuration to shut down early to reduce power consumption.

#### **Workarounds**

In Deep-sleep / Deep-sleep 1 / Deep-sleep 2 mode, the mcu reduces power consumption by configuring the GPIO to turn off early.

### **2.8.2. The power consumption in standby mode is high when using external PSRAM**

#### **Description & impact**

After MCU entered the standby mode, PF6 connected to PSRAM chip selection signal CEN also loses power, resulting in PSRAM could not enter the standby mode.

#### **Workarounds**

Switch standby mode to Deep-sleep / Deep-sleep 1 / Deep-sleep 2 mode.

### **2.8.3. Misaligned access to PSRAM causes the program to run out of track**

#### **Description & impact**

When the PSRAM is written unaligned, the program runs out of track.

#### **Workarounds**

Read out the PSRAM contents and modify the code for alignment to achieve unaligned write operations.

## **2.9. EXMC**

### **2.9.1. NE timing can not satisfy the requirement when using NAND pre-waiting function**

#### **Description & impact**

For some EXMC\_NCE-sensitive NAND Flash, NE timing can not satisfy the requirement when using NAND pre-waiting function. NE signal keeps the low level when EXMC\_INTx is active.

### **Workarounds**

Using general I/O port to simulate the NE timing to finish the NAND reading and writing, NE signal keeps the low level after starting reading or writing.

## **2.10. CAN**

### **2.10.1. RS bit is 1 in default**

#### **Description & impact**

When in default or receiving state, RS bit in CAN\_STAT register is 1; When in the sending state, the RS bit is cleared to 0.

#### **Workarounds**

When using, pay attention to the above logic processing.

## **2.11. ENET**

### **2.11.1. The TBU interrupt fails to set the NI state**

#### **Description & impact**

The NI bit in ENET\_DMA\_STAT register cannot be set by TBU interrupt, which results in no NI interrupt occurrence.

#### **Workarounds**

Pollster the TBU bit in ENET\_DMA\_STAT register to get TBU status.

## **2.12. USB**

### **2.12.1. When the LPM slave machine is connected to the PC host, if the previous control transaction of the LPM transaction is STALL, the LPM transaction will also be STALL**

#### **Description & impact**

In the software code, the STALL operation will STALL both the IN and OUT directions of the

control endpoint. If the OUT directions of the control endpoint is STALL, the next OUT control transaction will not be properly responded and will directly return to the STALL. However, SETUP transactions can be received normally. LPM transactions do not belong to SETUP transactions. LPM transactions are a special transaction, equivalent to OUT transactions, resulting in that they cannot be ACK normally.

**Workarounds**

Modify the code according to the USB requirements of different PCs to solve the problem.

**2.12.2. Failure of data transfer in high speed synchronous pressure test****Description & impact**

During a high-speed synchronous pressure test, the device does not respond to the IN and OUT token packets of the host after a period of time. As a result, data transmission is interrupted.

**Workarounds**

Configure external crystal oscillator for high speed synchronous pressure test.

### 3. Revision history

Table 3-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Dec.12 2022
1.1	Update note of chapter 1.2	Apr.4 2023
1.2	Add PMU limitation, referring to chapter 2.1.1	Nov.2 2023
1.3	1. Add limitations of Rev. Code B 2. Add RCU / GPIO / DAC / TIMER / I2C / EXMC / CAN / ENET peripherals limitations	Apr.24 2024

## Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as its suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.