GigaDevice Semiconductor Inc.

Guideline for migrating the IEC60730 ClassB library onto GD32F30x series

Application Note AN136

Revision 1.0

(Jul. 2024)

Table of Contents

Table	e of Contents	2
List	of Figures	3
List	of Tables	4
1.	Introduction	5
2.	Migration of the IEC60730 class B certification library	6
2.1	. Migration of certification library project in IAR environment	6
2.2	. Migration of certification library project in Keil environment	10
2.3	. Migration of certification library project in eclipse environment	16
3.	Test results in three different IDEs	22
4.	Revision history	23

List of Figures

Figure 2-1. Modify the RAM boundary in the gd32f30x_test.h	6
Figure 2-2. Startup file check	7
Figure 2-3. Modify the .s startup file	7
Figure 2-4. Modify the scattered loading file	8
Figure 2-5. Device configuration	8
Figure 2-6. Modify the precompiled macro	9
Figure 2-7. Modify the boundary values in the project settings	9
Figure 2-8. Modify the checksum configuration in the project properties	10
Figure 2-9. Modify the RAM and Flash boundaries in the gd32f30x_test.h file	11
Figure 2-10. Check the startup file	11
Figure 2-11. Editing the scatter loading file	14
Figure 2-12. Device Configuration	15
Figure 2-13. Modify the precompiled macro	15
Figure 2-14. Modify the RAM boundary in the gd32f30x_test.h file 1	16
Figure 2-15. Startup file check	17
Figure 2-16. Modify the startup file	17
Figure 2-17. Scatter loading file location	8
Figure 2-18. Modify the Eclipse project to load files in a ld file	8
Figure 2-19. Device name configuration	19
Figure 2-20. Modify the assembly compiler's precompiled macros	19
Figure 2-21.Modify the C language compiler's pre-processor macros	20
Figure 2-22.Modify the post-build command	20
Figure 2-23. Modify the configuration of the executable file	21
Figure 3-1.Test Results	22



List of Tables

able 4-1. Revision history 23



1. Introduction

The GD32 MCUs provide IEC60730 Class B certified library support, offering project templates for each GD32 MCU series. When users conduct IEC60730 self-testing certifications for different chips within the same series, they can adapt the target chip by porting the template program. This application note comprehensively outlines the considerations during the migration process for the GD32F30x series in various Integrated Development Environments (IDEs) such as Keil, IAR, and Eclipse, guiding users in porting the IEC60730 Class B certification library.



2. Migration of the IEC60730 class B certification library

The GD32 MCU offers IEC60730 Class B certification library support for development environments including IAR, Keil, and Eclipse. There are variations in the template project migration among these three environments.

This application note will elaborate on the differences and provide guidance on project migration specifically for the GD32F305RC in each of these development tools. And it is also applicable to other M3/M4 core chips.

2.1. Migration of certification library project in IAR environment

1. Modify the RAM boundary in the macro __IAR_SYSTEMS_ICC__ of the gd32f30x_test.h file according to the datasheet of the chip, as shown in *Figure 2-1. Modify the RAM boundary in the gd32f30x_test.h*. Modify the RAM boundary in the gd32f30x_test.h as indicated.



Figure 2-1. Modify the RAM boundary in the gd32f30x_test.h

2. Check the .s startup file in the Startup folder of the project directory to see if it matches the current chip type, as shown in *Figure 2-2. Startup file check*. At the same time, add the ClassB library file to the project.

Figure 2-2. Startup file check

Files		
🗆 🗇 Project - Debug	¥	
— ⊞ Application		*
HE CMSIS		
He 🗀 Doc		
HI CD32F30x_EVAL		
— ⊞ 🗀 GD32F30x_Peripherals		
⊞ 🗀 IEC60730_ClassB		
🖵 🖽 startup_gd32f30x_cl.s		
Len Output		

If the startup file is compatible with the current chip model, no modification is needed; if it is not, you need to select a .s startup file that is compatible with the current chip model in the firmware library folder GD32F30x_Firmware_Library\CMSIS\GD\GD32F30x\Source\ARM, and modify it as shown in *Figure 2-3. Modify the .s startup file* to enable the chip to perform self-checking after power-on.

Figure 2-3. Modify the .s startup file

MODULE	?cstartup					
;; For SECTION	;; Forward declaration of sections. SECTION CSTACK:DATA:NOROOT(3)					
SECTION	.intvec:CODE:NOROOT(2)					
EXTERN	test_prerun					
EXTERN EXTERN PUBLIC	iar_program_start SystemInit vector_table					
DATA vector table						
DCD	sfe (CSTACK)	: top of stack				
DCD	test_prerun	; Reset Handler> test_prerun				
DCD	NMI_Handler	; Vector Number 2,NMI Handler				
DCD	HardFault_Handler	; Vector Number 3, Hard Fault Handler				
DCD	MemManage_Handler	; Vector Number 4, MPU Fault Handler				
DCD	BusFault_Handler	; Vector Number 5, Bus Fault Handler				
DCD	UsageFault_Handler	; Vector Number 6, Usage Fault Handler				
DCD	0	; Reserved				
DCD	0	; Reserved				
DCD	0	; Reserved				
DCD	0	; Reserved				
DCD	SVC Handler	; Vector Number 11, SVCall Handler				
DCD	DebugMon Handler	; Vector Number 12, Debug Monitor Handler				
DCD	0	; Reserved				
DCD	PendSV_Handler	; Vector Number 14, PendSV Handler				
DCD	SysTick_Handler	; Vector Number 15, SysTick Handler				

3. Modify the project's scatter loading file (in this case, ..\GD32305_IEC_Test\Projects\IEC_Test\EWARM\IEC_TEST_BOOT_FLASH.icf) in the IAR environment. As shown in *Figure 2-4. Modify the scattered loading file*, adjust the



sections for Flash and RAM sizes to match the current chip's specifications according to the datasheet.

Figure 2-4. Modify the scattered loading file

1	/*###ICF### Section handled by ICF editor, don't touch! ****/
2	/*-Editor annotation file-*/
3	/* IcfEditorFile="\$TOOLKIT_DIR\$\ <u>config\ide</u> \IcfEditor\cortex_v1_0.xml" */
4	/*-Specials-*/
5	<pre>define symbolICFEDIT_intvec_start = 0x08000000;</pre>
6	/*-Memory Regions-*/
7	<pre>define symbolICFEDIT_region_ROM_start=.0x08000000;</pre>
8	define symbolICFEDIT_region_ROM_end= {Dx0803FFFF; 修改为Flash大小
9	<pre>define symbolICFEDIT_region_RAM_start = 0x200000B0;</pre>
10	define·symbol·ICFEDIT_region_RAM_end
11	define symbolICFEDIT_region_IECTEST_PARAM_start = 0x20000040;
12	<pre>define symbolICFEDIT_region_IECTEST_PARAM_end=.0x200000B0;</pre>
13	/*-Sizes-*/

4. Update the configuration for the 'Target' within 'Options for Target' in the IAR project settings, selecting the current chip model, as depicted in *Figure 2-5. Device configuration*.

Figure 2-5. Device configuration

Category: General Options Static Analysis Runtime Checking C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger	Target Output L Processor varia O Core	ibrary Configuration Int ortex-M4 ~	Library Options	MISRA-C:2 •
C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger Simulator Angel CMSIS DAP GDB Server IAR ROM-monitor I-jet/JTAGjet J-Link/J-Trace TI Stellaris Macraigor PE micro RDI ST-LINK Third-Party Driver TI XDS	Target Output L Processor varia O Core C O Device G Endian mode G Little Big BE32 BE8	ibrary Configuration int iortex-M4 v iD GD32F305xC FPU None	Library Options	MISRA-C:
			OK Ca	ancel

5. In the Options for the 'Project' node -> C/C++ Compiler -> Preprocessor, add the necessary preprocessor macros for the current project, mainly modifying the macros that match the type of the current chip, as shown in *Figure 2-6. Modify the precompiled macro*.

Figure 2-6. Modify the precompiled macro

Category: General Options Static Analysis Runtime Checking	Multi-f	ile Compilation iscard Unused Publi	CS			Factory Settings
C/C++ Compiler	Code	Optimizations	Output	List	Preprocessor	Diagnostics • •
Assembler Output Converter Custom Build Build Actions Linker Debugger Simulator Angel CMSIS DAP GDB Server IAR ROM-monitor I-jet/JTAGjet J-Link/J-Trace TI Stellaris	Addit \$PRC \$PRC \$PRC \$PRC \$PRC	nore standard in ional include dir DJ_DIR\$\ DJ_DIR\$\\\\\ DJ_DIR\$\\\\\ DJ_DIR\$\\\\Ut DJ_DIR\$\\\\Ut clude	clude dire ectories: GD32F30; GD32F30; GD32F30; ilities	ectorie: (one per «_Firmwa «_Firmwa «_Firmwa	r line) are_Library\GD3 are_Library\CMS are_Library\CMS	2F30x_st GIS GIS\GD\C V
Macraigor PE micro RDI ST-LINK Third-Party Driver TI XDS	Defin USE GD3 VEC	ed symbols: (one STDPERIPH_DRI 2F30X_CL F_TAB_FLASH	e per line VER) ~ [~	Preprocessor Preserve co	output to file omments fline directives

6. Click on Options for the 'Project' node -> Linker -> Configuration -> Edit -> Memory Regions, and modify the boundary values of ROM (Flash) and RAM according to the current chip's datasheet, as shown in *Figure 2-7. Modify the boundary values in the project settings*.

Figure 2-7. Modify the boundary values in the project settings

Vector Table	Memory Regions	Stack/Heap Sizes	
ROM	Start: 0x08000000	End: 0x0803FFFF]
RAM	0x200000B0	0x20017FFF]
		Save	取消

7. In the Options for the 'Project' node -> Linker -> Checksum, change the End address to the size of the Flash, as shown in *Figure 2-8. Modify the checksum configuration in the*

project properties, and add "--keep __checksum" in the Extra Options tab.



✓ Fill unused code memory				
Fill pattern:	0xFF			
Start address:	0x8000000	End address: 0x803FFFF		
Generate check	sum			
Checksum size	e: 4 bytes $~\vee$	Alignment: 4		
Algorithm	CRC polynom	miε ~ 0x4C11DB7		
Result in	full size	Initial value		
Complement:	As is	✓ 0xFFFFFFF		
Bit order:	MSB first	✓ Use as input		
Reverse byte order within word				
Checksum unit	t size: 32-bi	pit ~		

2.2. Migration of certification library project in Keil environment

1. Modify the RAM and Flash boundaries in the gd32f30x_test.h file according to the datasheet of the current chip model, as shown in *Figure 2-9. Modify the RAM and Flash boundaries in the gd32f30x_test.h file*.

Figure 2-9. Modify the RAM and Flash boundaries in the gd32f30x_test.h file

#ifdef·CC_ARM
/*.used.in.RAM.test.during.run.time.*/
EXTERN uint32 t buffer ram run[RAMRUN BLOCK SIZE] attribute ((section("RAM RUN BUF")));
/* used as RAM pointer during run time */
EXTERN uint32 t *ptr ram run attribute ((section("RAM RUN PTR")));
/* used for program counter test */
EXTERN uint32 t (*test pc func[6]) (void) attribute ((section("IEC TEST RAM"), zero init));
/* used in main program and increased in SysTick timer ISR */
EXTERN uint32 t systick count attribute ((section("IEC TEST RAM"), zero init));
/* flag which indicate a specified tick comes */
EXTERN FlagStatus test interrupt flag attribute ((section("IEC TEST RAM"), zero init));
/* pointer to FLASH for crcl6 test in run time */
EXTERN uint8_t *ptr crcl6_runattribute((section("IEC_TEST_RAM"), zero_init));
/*·pointer·to·FLASH·for·crc32·tests·in·run·time·*/
EXTERN uint32_t *ptr_crc32_run attribute_((section("IEC_TEST_RAM"), . <u>zero_init</u>));
/*·32-bit·CRC·values·in·run·time·*/
EXTERN uint32_t crc32_value
/*·16-bit·CRC·values·in·run·time·*/
EXTERN uintl6_t crcl6_valueattribute_((section("IEC_TEST_RAM"), cero_init));
/*·buffer·used·for·stack·overflow·test·*/
<pre>EXTERN volatile uint32_t buffer_stack_overflow[6]attribute((section("STACK_OV_TEST"), zero_init));</pre>
#define FLASH_START
[#] define→FLASH_SIZE・・・・・・・・・・・・・・・((uint32_t <u>10x00040000</u> - 4)
<pre>#define FLASH_SIZE_WORDS (uint32_t) (((uint32_t)FLASH_END-(uint32_t)FLASH_START)/4)</pre>
<pre>#define FLASH_END</pre>
<pre>#define FLASH_BLOCK_SIZE</pre>
<pre>#define FLASH_BLOCKNUM (uint32_t) (((uint32_t)FLASH_END (uint32_t)FLASH_START+1) / FLASH_BLOCK_SIZE)</pre>
#define FLASH_BLOCKNUM_WORDS ···· (uint32_t) ((FLASH_SIZE_WORDS) / FLASH_BLOCK_SIZE)
facine inc inc inst param start ···· ((uint32 t ·*))0x20000040)
<pre>#define iEC_TEST_PARAM_END ((uint32_t.*)0x20000080)</pre>
for fine RAM SIARI (UIIt32 t・) (W20000000) for fine RAM SIARI (UIIt32 t・) (W20000000)
#define RAM_END (uint32_t*) (022001/F40)

2. Check the .s startup file in the Startup folder of the project directory to see if it matches the current chip model, as shown in *Figure 2-10. Check the startup file*, and at the same time, add the ClassB library file to the project.

Figure 2-10. Check the startup file



If the startup file is applicable to the current chip model, no modification is needed; otherwise, you need to select the .s startup file suitable for the current chip model in the firmware library folder GD32F30x_Firmware_Library\CMSIS\GD\GD32F30x\Source\ARM, and make the following modifications as indicated in red in the code.

Stack_Size	EQU	0x0000400
	AREA	STACK, NOINIT, READWRITE, ALIGN=3
Stack_Mem	SPACE	Stack_Size

__initial_sp

```
; <h> Heap Configuration
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFF8>
; </h>
Heap_Size
               EQU
                        0x00000400
               AREA
                       HEAP, NOINIT, READWRITE, ALIGN=3
__heap_base
Heap_Mem
                 SPACE
                          Heap_Size
__heap_limit
       IMPORT test_prerun
               PRESERVE8
               THUMB
              /* reset Vector Mapped to at Address 0 */
;
                       RESET, DATA, READONLY
               AREA
               EXPORT __Vectors
               EXPORT __Vectors_End
               EXPORT __Vectors_Size
 Vectors
               DCD
                        __initial_sp
                                             ; Top of Stack
               DCD
                       test_prerun
                                              ; Reset Handler --> test_prerun
               DCD
                        NMI Handler
                                              ; NMI Handler
                .....
                .....
                .....
               DCD
                       USBFS_IRQHandler
                                              ; 83:USBFS
 _Vectors_End
               AREA CHECKSUM, DATA, READONLY, ALIGN=2
               EXPORT __Check_Sum
               ALIGN
_Check_Sum
                     DCD 0xEEF15A05
__Vectors_Size EQU
                        __Vectors_End - __Vectors
               AREA
                       |.text|, CODE, READONLY
```

;/* reset Handler	*/
Reset_Handler	PROC
	•••••
	•••••
	•••••

3. Modify the code in the scatter loading file IEC_TEST_BOOT_FLASH.sct, as shown in the following table, the parts marked in red need to be modified (modify the Flash boundary according to the current chip's datasheet; change the name of the .o file corresponding to the .s startup file).

```
; *** Scatter-Loading Description File generated by uVision ***
   LR_IROM1 0x08000000 0x0003FFFF{
   ER_IROM1 0x08000000 0x0003FFFF {
      *.o (RESET, +First)
      *(InRoot$$Sections)
      .ANY (+RO)
   }
   ; RAM test during run time
   RAM_BUF 0x2000004
   {
      gd32f30x_test_prerun.o (RAM_RUN_BUF)
   }
   ; RAM pointer during run time
   RAM_PTR 0x20000030
   {
      gd32f30x_test_prerun.o (RAM_RUN_PTR)
   }
   ; variables of IEC test
   IEC_TEST_VAR 0x20000040 UNINIT 0x0000070
   {
      gd32f30x_test_prerun.o (IEC_TEST_RAM)
   }
   ; RW data
   RW IRAM1 0x200000B0 UNINIT 0x00005000
   {
```

```
.ANY (+RW +ZI)
}
; stack overflow test
STACK_IRAM2 0x200050B0 UNINIT 0x00006F40
{
gd32f30x_test_prerun.o (STACK_OV_TEST)
startup_gd32f30x_cl.o (STACK, +Last)
}
LR_IROM2 0x0803FFFC 0x0000004 {
ER_IROM2 0x0803FFFC 0x0000004
{
 *.o (CHECKSUM, +Last)
}
}
```

Scatter loading files can be modified by clicking the Edit button in "Options for Target --> Linker --> Scatter File", as shown in *Figure 2-11. Editing the scatter loading file*: Editing the scatter loading file.

Figure 2-11. Editing the scatter loading file

Device Target Output Listing User Use Memory Layout from Target Dialog Make RW Sections Position Independent Make RO Sections Position Independent Don't Search Standard Libraries Report 'might fail' Conditions as Errors	C/C++ Asn Linker X/O Base R/O Base R/W Base disable Warnings	Debug Utilities	
Scatter File Misc controls Linker control string	r ".\IEC_TEST_BOOT_FLA:	SH.sct"	Edt
ОК	Cancel	Defaults	Help

4. Modify the "Options for Target" under "Device" to select the current chip model, as shown in *Figure 2-12. Device Configuration*.

Figure 2-12. Device Configuration



5. Add the necessary preprocessor macros for the current project that are consistent with the current chip in Options for Target -> C/C++ -> Preprocessor Symbols, as shown in <u>Figure</u> **2-13.** Modify the precompiled macro:

Figure 2-13. Modify the precompiled macro

Define: GD32F30X_CL,VECT_TAB_	FLASH	
Language / Code Generation Optimization: Level 0 (-00) Optimize for Time Split Load and Store Multiple One ELF Section per Function	 Strict ANSI C Enum Container always int Plain Char is Signed Read-Only Position Independent Read-Write Position Independent 	Wamings: All Wamings Thumb Mode No Auto Includes C99 Mode
Include Paths Misc Controls Compiler control string	re_Library\CMSIS\GD\GD32F30x\Include;\ DMICROLIB -g -00apcs=interworksplit_ ry\CMSIS\GD\GD32F30x\Include -I\\	\\.GD32F30x_Firmware

2.3. Migration of certification library project in eclipse

environment

The migration steps of the authentication library project are similar in various environments, but the compilation chains differ in each development environment, leading to different settings for the boundaries of RAM and Flash. The porting steps in the Eclipse environment are as follows:

1. Modify the RAM boundary in the macro __GNU__ of the gd32f30x_test.h file according to the datasheet to ensure that the entire space of the chip's Flash and RAM is detected, as shown in *Figure 2-14. Modify the RAM boundary in the gd32f30x_test.h file*.

Figure 2-14. Modify the RAM boundary in the gd32f30x_test.h file.

.17	#ifdefGNUC	
18		
.19	#define FLASH_START	((uint32_t *)0x08000000)
.20	#define FLASH_SIZE	((uint32_t)FLASH_END-(uint32_t)FLASH_START)
21	#define FLASH_SIZE_WORDS	(uint32_t)(((uint32_t)FLASH_END-(uint32_t)FLASH_START)/4)
22	#define FLASH_END	〖(uint32_t *)[0x0803FFC0+> Flash边界
23		
24	#define FLASH_BLOCK_SIZE	((uint32_t)512uL)
25	#define FLASH_BLOCKNUM	(uint32_t)(((uint32_t)FLASH_END-(uint32_t)FLASH_START) / FLASH_BLOCK_SIZE)
26	#define FLASH_BLOCKNUM_WORDS	(uint32_t)((FLASH_SIZE_WORDS) / FLASH_BLOCK_SIZE)
27		
28	<pre>#define IEC_TEST_PARAM_START</pre>	((uint32_t *)0x20000040)
29	#define IEC TEST PARAM END	((uint32 t *)0x200000B0)
30		
31	#define RAM START	(uint32 t *)0x20000000
32	#define RAM DATAAREA END	(uint32_t *)(0x20000B00 - 0x40)
33	#define RAM STACK START	(uint32 t *)0x20017800 口口 M 计 界
34	#define RAM END	(uint32 t *)0x20017FC0
35		
36	<pre>#define DefaultSystemStartUp()</pre>	
37	<pre>void test fail reset(void);</pre>	
38		
39	#endif /*GNUC */	

2. Check if the .S startup file in the project is suitable for the current chip, as shown in the *Figure 2-15. Startup file check*, and *错误!未找到引用源。*.

Figure 2-15. Startup file check

If the startup file is applicable to the current chip model, no modification is needed; if it does not match, a .s startup file that is compatible with the current chip model needs to be selected again, and modifications should be made as shown in *Figure 2-16. Modify the startup file*.

Figure 2-16. Modify the startup file



3. Modify the scatter-loading file in the scatter-loading file directory, as shown in <u>Figure 2-18.</u> <u>Modify the Eclipse project to load files in a Id file</u> is the modified part, and adjust the size of Flash and RAM according to the current datasheet.

Figure 2-17. Scatter loading file location

~	Þ	gd32f305R_iec_test
	>	🖑 Binaries
	>	🔊 Includes
	>	🔁 Application
	>	🔁 bin
	>	🔁 CMSIS
	>	📂 Debug
	>	🔁 Doc
	>	🔁 GD32F30x_EVAL
	>	🔁 GD32F30x_Peripherals
	>	IEC60730_ClassB
	~	🔁 ldscripts
		🞇 gd32f30x_flash.ld
	>	🔁 Startup
	>	💼 stubs
		💿 gen_crc.bat

Figure 2-18. Modify the Eclipse project to load files in a ld file



4. Modify the "Device name" configuration in "Debug Configurations->Debugger", select the model of the current chip, as shown in *Figure 2-19. Device name configuration*:

Figure 2-19. Device name configuration

📄 Main 🎊 Debugg	ger 🔪 🕨 Sta	rtup 🤤 Sourc	ce 🔲 Com	mon 🕌 S	VD Path					
J-Link GDB Server	Setup									
Start the J-Link	GDB server le	ocally				Connect	t to running	g target		
Executable path:	\${jlink_path}	jlink_path}/\$(jlink_gdbserver) Browse Variables								
Actual executable:	D:\code\jlin	k\32103_JLink_	_Windows_V	/770c_x86_	64/JLinkGD	BServerCL.exe	9			
	(to change it	use the <u>globa</u>	al or <u>works</u>	<u>pace</u> prefe	erences pag	ges or the <u>proje</u>	j <u>ect</u> proper	ties page)		
Device name:	GD32F305R	с							Supported	device names
Endianness:	Little	OBig								
Connection:	USB	OIP			(USE	serial or IP na	ame/addre	ss)		
Interface:	SWD	⊖ JTAG								
Initial speed:	OAuto	OAdaptive	Fixed	1000	kHz					
GDB port:	2331									
SWO port:	2332							Verify downloads	🗹 Initialize regi	sters on start
Telnet port:	2333							🗹 Local host only	Silent	
Log file:										Browse
Other options:	-singlerun -	strict -timeout	0 -nogui							
Allocate consol	e for the GDE	server				Allocate cor	nsole for s	emihosting and SWO		

Add the necessary precompiled macros for the current project in the engineering properties "C/C++ Build -> Settings -> Tool Settings -> Cross ARM GNU Assembler -> Preprocessor" and "C/C++ Build -> Settings -> Tool Settings -> Cross ARM GNU C Compiler -> Preprocessor", mainly modifying the precompiled macros that conform to the current chip type (as shown in *Figure 2-20. Modify the assembly compiler's precompiled macros* and *Figure 2-21.Modify the C language compiler's pre-processor macros*).

Figure 2-20. Modify the assembly compiler's precompiled macros

Properties for gd32f305R_i	ec_test		— 🗆 X
type filter text	Settings		⟨¬ ▼ ¬
 > Resource Builders C/C++ Build Build Variables Environment 	Configuration: Debug [Active]		V Manage Configurations
Logging Settings Tool Chain Editor > C/C++ General Linux Tools Path > MCU Project References Run/Debug Settings > Task Repository Task Tags > Validation WikiText	 Tool Settings Toolchains Target Processor Optimization Warnings Debugging Cross ARM GNU Assembler Preprocessor Includes Warnings Warnings Warnings Warnings Preprocessor Scoss ARM GNU Compiler Preprocessor Includes Preprocessor Includes 	evices P Build Steps P Build Artifact Use preprocessor Do not search system directories (-nost Preprocess only (-E) Defined symbols (-D) GD32F30X_CL USE_STDPERIPH_DRIVER	Binary Parsers 3 Error Parsers dinc) 원 원 영 장 상

ype filter text	Settings	↓ ↓ ↓
 Resource Builders C/C++ Build Build Variables Environment Logging 	Configuration: Debug [Active]	V Manage Configurations.
Settings Tool Chain Editor C/C++ General Linux Tools Path MCU Project References Run/Debug Settings Task Repository Task Tags Validation WikiText	 Target Processor Optimization Warnings Debugging Cross ARM GNU Assembler Preprocessor Includes Warnings Miscellaneous Cross ARM GNU C Compiler Preprocessor Includes Optimization Warnings Warnings Miscellaneous 	tories (-nostdinc) 🗐 🗐 🖗 🖓

Figure 2-21.Modify the C language compiler's pre-processor macros

6. Modify the command in "C++ Build -> Settings -> Build Steps -> Post-build steps -> Command" as shown in *Figure 2-22.Modify the post-build command* to the ELF file of the current project name.

Figure 2-22. Modify the post-build command

ettings		$(\neg \bullet) \bullet$
Configuration:	Debug [Active]	Manage Configurations
🛞 Tool Settings	🛞 Toolchains 🔳 Devices 🎤 Build Steps 🙅 Build Artifact 🗟 Binary Parsers 😣 Error Parse	rs
Pre-build step	s	
Command:		~
Description:		
		~
Post-build ste	20	
Command:		
\${cross_prefix	}\${cross_objcopy}\${cross_suffix} -O ihex "gd32f305R_iec_test.elf" "Project.hex";\\gen_crc.bat;	~
Description:		
		~

7. Modify the configuration of the executable file in "Debug Configurations->Startup", and select the Project.hex file generated by the current workspace compilation, as shown in *Figure 2-23. Modify the configuration of the executable file*.

AN136

AN136 GigaDevice Guideline for migrating the IEC60730 ClassB library onto GD32F30x series

Figure 2-23.	Modify the	configuration	of the	executable	file
- iguio 2 20.	moany the	configuration		CACCULUDIC	

Name: gd32f305R_iec_test Debug
🖹 Main 🕸 Debugger 🕟 Startup 🛛 🦞 Source) 🗔 Common 🕌 SVD Path
Initialization Commands
☑ Initial Reset and Halt Type: Low speed: 1000 kHz
JTAG/SWD Speed: Auto O Adaptive O Fixed kHz
⊡ Enable flash breakpoints
☑ Enable semihosting Console routed to: ☑ Telnet □ GDB client
☐ Enable SWO CPU freq: 0 Hz. SWO freq: 0 Hz. Port mask: 0x1
Load Symbols and Executable
⊡Load symbols
Use project binary: gd32f305R_iec_test.elf
O Use file: Workspace File System
Symbols offset (hex):
✓Load executable
OUse project binary: gd32f305R_iec_test.elf
Use file: S(workspace_loc:\gd32f305R_iec_test\Debug\Project.hex) Workspace File System
Executable offset (hex):
Runtime Options
RAM application (reload after each reset/restart)
Run/Restart Commands
Pre-run/Restart reset Type: 1 (always executed at Restart)
V
Set program counter at (hex):
Set breakpoint at: test_prerun
Continue
Restore defaults

3. Test results in three different IDEs

Follow the steps in Chapter 2 to modify the code and configure the project, compile and download the project in various environments, and run it. The test results are shown in *Figure* <u>3-1.Test Results</u>.

Figure 3-1.Test Results

>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
CPV Test(PreRun) Success!
\ldots Power reset or software reset, next step —> FWDGT reset test \ldots
>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
CPV Test(PreRun) Success!
FWDGT reset FWDGT reset test OK, next step> WWDGT reset test
>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
CPV Test(PreRun) Success!
FWDGT reset WWDGT reset
WWDGT reset test OK, WDGT test completed
UFull RAM Test Success!
FLASH CRC32 Test(PreRun) Success!
€ Clock Frequency Test Success!
Program counter test(PreRun) Success!y

FLASH CRC(Run-Time) Test running! Next Address -> 0x080001fc
FLASH CRC(Run-Time) Test running! Next Address ->> 0x080003f8
FLASH CRC(Run-Time) Test running! Next Address ->> 0x080005f4
FLASH CRC(Run-Time) Test running! Next Address -> 0x080007f0

4. Revision history

Table 4-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Jul.9, 2024

Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2024 GigaDevice - All rights reserved