

**GigaDevice Semiconductor Inc.**

**GD32F527xx**  
**Arm® Cortex®-M33 32-bit MCU**

**Datasheet**

Revision 1.6  
(Apr. 2025)

## Table of Contents

|  |           |
|--|-----------|
| <b>Table of Contents .....</b>   | <b>1</b>  |
| <b>List of Figures .....</b>   | <b>4</b>  |
| <b>List of Tables .....</b>  | <b>5</b>  |
| <b>1. General description .....</b>                                    | <b>8</b>  |
| <b>2. Device overview .....</b>  | <b>9</b>  |
| 2.1. Device information.....   | 9         |
| 2.2. Block diagram .....   | 12        |
| 2.3. Pinouts and pin assignment.....                                   | 13        |
| 2.4. Memory map.....   | 17        |
| 2.5. Clock tree.....   | 21        |
| 2.6. Pin definitions .....   | 22        |
| 2.6.1. GD32F527Ix LQFP176 pin definitions.....                         | 22        |
| 2.6.2. GD32F527Ix BGA176 pin definitions.....                          | 33        |
| 2.6.3. GD32F527Zx LQFP144 pin definitions.....                         | 45        |
| 2.6.4. GD32F527Vx LQFP100 pin definitions .....                        | 55        |
| 2.6.5. GD32F527Rx LQFP64 pin definitions .....                         | 62        |
| 2.6.6. GD32F527xx pin alternate functions .....                        | 68        |
| <b>3. Functional description .....</b>                                 | <b>77</b> |
| 3.1. Arm® Cortex®-M33 core.....  | 77        |
| 3.2. System Security .....   | 77        |
| 3.3. On-chip memory.....   | 78        |
| 3.4. Clock, reset and supply management .....                          | 78        |
| 3.5. Boot modes .....  | 79        |
| 3.6. Power saving modes.....   | 80        |
| 3.7. General-purpose and alternate-function I/Os (GPIO and AFIO) ..... | 81        |
| 3.8. CRC calculation unit (CRC) .....                                  | 81        |
| 3.9. True random number generator (TRNG).....                          | 81        |
| 3.10. Public Key Cryptographic Acceleration Unit (PKCAU).....          | 82        |
| 3.11. Hash Acceleration Unit (HAU) .....                               | 82        |
| 3.12. Cryptographic Acceleration Unit (CAU).....                       | 83        |
| 3.13. Direct memory access controller (DMA).....                       | 83        |

|           |   |           |
|-----------|---|-----------|
| 3.14.     | Analog to digital converter (ADC) .....                                   | 83        |
| 3.15.     | Digital to analog converter (DAC) .....                                   | 84        |
| 3.16.     | Real time clock (RTC) and backup registers .....                          | 84        |
| 3.17.     | Timers and PWM generation .....   | 85        |
| 3.18.     | Universal synchronous/asynchronous receiver transmitter (USART/UART) .... | 86        |
| 3.19.     | Inter-integrated circuit (I2C) .....                                      | 86        |
| 3.20.     | Serial peripheral interface (SPI) .....                                   | 87        |
| 3.21.     | Inter-IC sound (I2S) .....  | 88        |
| 3.22.     | Digital camera interface (DCI).....                                       | 88        |
| 3.23.     | TFT LCD interface (TLI).....  | 88        |
| 3.24.     | Serial Audio Interface (SAI) .....  | 89        |
| 3.25.     | Image processing accelerator (IPA).....                                   | 89        |
| 3.26.     | Secure digital input and output card interface (SDIO).....                | 90        |
| 3.27.     | External memory controller (EXMC) .....                                   | 90        |
| 3.28.     | Controller area network (CAN) .....                                       | 90        |
| 3.29.     | Ethernet (ENET).....  | 91        |
| 3.30.     | Universal serial bus full-speed interface (USBFS).....                    | 91        |
| 3.31.     | Universal serial bus high-speed interface (USBHS) .....                   | 92        |
| 3.32.     | Debug mode .....  | 92        |
| 3.33.     | Package and operation temperature.....                                    | 92        |
| <b>4.</b> | <b>Electrical characteristics.....</b>                                    | <b>93</b> |
| 4.1.      | Absolute maximum ratings .....  | 93        |
| 4.2.      | Operating conditions characteristics .....                                | 94        |
| 4.3.      | Power consumption.....  | 96        |
| 4.4.      | EMC characteristics .....   | 102       |
| 4.5.      | Power supply supervisor characteristics .....                             | 104       |
| 4.6.      | External clock characteristics .....                                      | 105       |
| 4.7.      | Internal clock characteristics .....                                      | 108       |
| 4.8.      | PLL characteristics .....   | 109       |
| 4.9.      | Memory characteristics .....  | 111       |
| 4.10.     | NRST pin characteristics .....  | 111       |
| 4.11.     | GPIO characteristics .....  | 112       |

|       |   |     |
|-------|---|-----|
| 4.12. | <b>ADC characteristics .....</b>                | 114 |
| 4.13. | <b>Temperature sensor characteristics.....</b>  | 117 |
| 4.14. | <b>DAC characteristics .....</b>                | 117 |
| 4.15. | <b>I2C characteristics .....</b>                | 119 |
| 4.16. | <b>SPI characteristics .....</b>                | 120 |
| 4.17. | <b>SAI characteristics.....</b>                 | 121 |
| 4.18. | <b>I2S characteristics.....</b>                 | 122 |
| 4.19. | <b>USART characteristics.....</b>               | 123 |
| 4.20. | <b>SDIO characteristics .....</b>               | 124 |
| 4.21. | <b>CAN characteristics .....</b>                | 124 |
| 4.22. | <b>USBFS characteristics.....</b>               | 125 |
| 4.23. | <b>USBHS characteristics .....</b>              | 126 |
| 4.24. | <b>Ethernet (ENET) characteristics.....</b>     | 126 |
| 4.25. | <b>EXMC characteristics.....</b>                | 127 |
| 4.26. | <b>TIMER characteristics.....</b>               | 130 |
| 4.27. | <b>DCI characteristics.....</b>                 | 131 |
| 4.28. | <b>WDGT characteristics .....</b>               | 132 |
| 5.    | <b>Package information.....</b>                 | 134 |
| 5.1.  | <b>LQFP176 package outline dimensions .....</b> | 134 |
| 5.2.  | <b>BGA176 package outline dimensions.....</b>   | 136 |
| 5.3.  | <b>LQFP144 package outline dimensions .....</b> | 138 |
| 5.4.  | <b>LQFP100 package outline dimensions .....</b> | 140 |
| 5.5.  | <b>LQFP64 package outline dimensions .....</b>  | 142 |
| 5.6.  | <b>Thermal characteristics .....</b>            | 144 |
| 6.    | <b>Ordering information .....</b>               | 146 |
| 7.    | <b>Revision history .....</b>                   | 147 |

## List of Figures

|   |     |
|---|-----|
| Figure 2-1. GD32F527xx block diagram .....  | 12  |
| Figure 2-2. GD32F527Ix BGA176 pinouts .....   | 13  |
| Figure 2-3. GD32F527Ix LQFP176 pinouts .....  | 14  |
| Figure 2-4. GD32F527Zx LQFP144 pinouts .....  | 15  |
| Figure 2-5. GD32F527Vx LQFP100 pinouts .....  | 16  |
| Figure 2-6. GD32F527Rx LQFP64 pinouts .....   | 16  |
| Figure 2-7. GD32F527xx clock tree .....   | 21  |
| Figure 4-1. Recommended power supply decoupling capacitors <sup>(1)</sup> .....     | 95  |
| Figure 4-2. Recommended PDR_ON pin circuit .....                                    | 105 |
| Figure 4-3. Recommended external OSCIN and OSCOUT pins circuit for crystal .....    | 107 |
| Figure 4-4. Recommended external OSCIN and OSCOUT pins circuit for oscillator ..... | 107 |
| Figure 4-5. Recommended external NRST pin circuit .....                             | 112 |
| Figure 4-6. I2C bus timing diagram .....  | 120 |
| Figure 4-7. SPI timing diagram - master mode .....                                  | 121 |
| Figure 4-8. SPI timing diagram - slave mode .....                                   | 121 |
| Figure 4-9. I2S timing diagram - master mode .....                                  | 123 |
| Figure 4-10. I2S timing diagram - slave mode .....                                  | 123 |
| Figure 4-11. USBFS timings: definition of data signal rise and fall time .....      | 125 |
| Figure 4-12. USBFS timings: definition of data signal rise and fall time .....      | 126 |
| Figure 5-1. LQFP176 package outline .....   | 134 |
| Figure 5-2. LQFP176 recommended footprint .....                                     | 135 |
| Figure 5-3. BGA176 package outline .....  | 136 |
| Figure 5-4. BGA176 recommended footprint .....                                      | 137 |
| Figure 5-5. LQFP144 package outline .....   | 138 |
| Figure 5-6. LQFP144 recommended footprint .....                                     | 139 |
| Figure 5-7. LQFP100 package outline .....   | 140 |
| Figure 5-8. LQFP100 recommended footprint .....                                     | 141 |
| Figure 5-9. LQFP64 package outline .....  | 142 |
| Figure 5-10. LQFP64 recommended footprint .....                                     | 143 |

## List of Tables

|   |     |
|---|-----|
| <b>Table 2-1. GD32F527xx devices features and peripheral list .....</b>   | 9   |
| <b>Table 2-2. GD32F527xx devices features and peripheral list (Cont.) .....</b>   | 10  |
| <b>Table 2-3. GD32F527xx memory map .....</b>   | 17  |
| <b>Table 2-4. GD32F527Ix LQFP176 pin definitions .....</b>  | 22  |
| <b>Table 2-5. GD32F527Ix BGA176 pin definitions.....</b>  | 33  |
| <b>Table 2-6. GD32F527Zx LQFP144 pin definitions.....</b>   | 45  |
| <b>Table 2-7. GD32F527Vx LQFP100 pin definitions.....</b>   | 55  |
| <b>Table 2-8. GD32F527Rx LQFP64 pin definitions .....</b>   | 62  |
| <b>Table 2-9. Port A alternate functions summary .....</b>  | 68  |
| <b>Table 2-10. Port B alternate functions summary .....</b>   | 69  |
| <b>Table 2-11. Port C alternate functions summary .....</b>   | 70  |
| <b>Table 2-12. Port D alternate functions summary .....</b>   | 70  |
| <b>Table 2-13. Port E alternate functions summary .....</b>   | 71  |
| <b>Table 2-14. Port F alternate functions summary .....</b>   | 72  |
| <b>Table 2-15. Port G alternate functions summary.....</b>  | 73  |
| <b>Table 2-16. Port H alternate functions summary .....</b>   | 74  |
| <b>Table 2-17. Port I alternate functions summary .....</b>   | 75  |
| <b>Table 3-1. Boot modes .....</b>  | 79  |
| <b>Table 4-1. Abbreviations .....</b>   | 93  |
| <b>Table 4-2. Absolute maximum ratings<sup>(1)(2)(3)(4)</sup> .....</b>   | 93  |
| <b>Table 4-3. DC operating conditions<sup>(1)</sup> .....</b>   | 94  |
| <b>Table 4-4. Clock frequency<sup>(1)</sup> .....</b>   | 95  |
| <b>Table 4-5. Operating conditions at Power up / Power down<sup>(1)</sup> .....</b>                                       | 95  |
| <b>Table 4-6. Power saving mode wakeup timings characteristics<sup>(1)</sup>.....</b>                                     | 96  |
| <b>Table 4-7. Power consumption characteristics<sup>(2)(3)(4)(5)</sup> .....</b>  | 96  |
| <b>Table 4-8. System level ESD and EFT characteristics<sup>(1)</sup> .....</b>  | 102 |
| <b>Table 4-9. EMI characteristics<sup>(1)</sup> .....</b>   | 103 |
| <b>Table 4-10. Component level ESD and latch-up characteristics<sup>(1)</sup> .....</b>                                   | 103 |
| <b>Table 4-11. Power supply supervisor characteristics<sup>(1)</sup> .....</b>  | 104 |
| <b>Table 4-12. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics<sup>(1)</sup> .....</b> | 105 |
| <b>Table 4-13. High speed external clock characteristics (HXTAL in bypass mode)<sup>(1)</sup> .....</b>                   | 106 |
| <b>Table 4-14. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics<sup>(1)</sup> .....</b>  | 106 |
| <b>Table 4-15. Low speed external user clock characteristics (LXTAL in bypass mode)<sup>(1)</sup> .....</b>               | 107 |
| <b>Table 4-16. High speed internal clock (IRC16M) characteristics .....</b>   | 108 |
| <b>Table 4-17. High speed internal clock (IRC48M) characteristics .....</b>   | 108 |
| <b>Table 4-18. Low speed internal clock (IRC32K) characteristics .....</b>  | 109 |
| <b>Table 4-19. PLL characteristics<sup>(1)</sup> .....</b>  | 109 |
| <b>Table 4-20. PLLI2S characteristics<sup>(1)</sup> .....</b>   | 110 |
| <b>Table 4-21. PLLSAI characteristics<sup>(1)</sup> .....</b>   | 110 |

|   |     |
|---|-----|
| <b>Table 4-22. PLL spread spectrum clock generation (SSCG) characteristics<sup>(1)</sup></b> .....            | 110 |
| <b>Table 4-23. Flash memory characteristics<sup>(1)</sup></b> .....   | 111 |
| <b>Table 4-24. NRST pin characteristics<sup>(1)</sup></b> .....   | 111 |
| <b>Table 4-25. I/O port static characteristics<sup>(1)</sup></b> .....  | 112 |
| <b>Table 4-26. Output voltage characteristics for all I/Os except PC13, PC14, PC15<sup>(1)(2)</sup></b> ..... | 112 |
| <b>Table 4-27. I/O port AC characteristics<sup>(1)(2)(3)(4)</sup></b> .....                                   | 114 |
| <b>Table 4-28. ADC characteristics<sup>(1)</sup></b> .....  | 114 |
| <b>Table 4-29. Internal reference voltage calibration values<sup>(1)(2)</sup></b> .....                       | 115 |
| <b>Table 4-30. ADC R<sub>A<sub>IN</sub></sub> max for f<sub>ADC</sub> = 40 MHz<sup>(1)(2)</sup></b> .....     | 115 |
| <b>Table 4-31. ADC dynamic accuracy at f<sub>ADC</sub> = 36 MHz<sup>(1)</sup></b> .....                       | 116 |
| <b>Table 4-32. ADC dynamic accuracy at f<sub>ADC</sub> = 40 MHz<sup>(1)</sup></b> .....                       | 116 |
| <b>Table 4-33. ADC static accuracy at f<sub>ADC</sub> = 36 MHz<sup>(1)</sup></b> .....                        | 116 |
| <b>Table 4-34. ADC static accuracy at f<sub>ADC</sub> = 40 MHz<sup>(1)</sup></b> .....                        | 116 |
| <b>Table 4-35. Temperature sensor characteristics<sup>(1)</sup></b> .....                                     | 117 |
| <b>Table 4-36. Temperature sensor calibration values</b> .....  | 117 |
| <b>Table 4-37. DAC characteristics<sup>(1)</sup></b> .....  | 117 |
| <b>Table 4-38. DAC accuracy<sup>(1)</sup></b> .....   | 118 |
| <b>Table 4-39. I<sub>2</sub>C characteristics<sup>(1)(2)</sup></b> .....                                      | 119 |
| <b>Table 4-40. Standard SPI characteristics</b> .....   | 120 |
| <b>Table 4-41. SAI characteristics<sup>(1)</sup></b> .....  | 121 |
| <b>Table 4-42. I<sub>2</sub>S characteristics</b> .....   | 122 |
| <b>Table 4-43. USART/LPUART characteristics in Synchronous mode<sup>(1)</sup></b> .....                       | 123 |
| <b>Table 4-44. USART/LPUART characteristics in Smartcard mode<sup>(1)</sup></b> .....                         | 124 |
| <b>Table 4-45. SDIO characteristics<sup>(1)(2)</sup></b> .....  | 124 |
| <b>Table 4-46. USBFS start up time<sup>(1)</sup></b> .....  | 125 |
| <b>Table 4-47. USBFS DC electrical characteristics<sup>(1)</sup></b> .....                                    | 125 |
| <b>Table 4-48. USBFS full speed-electrical characteristics<sup>(1)</sup></b> .....                            | 125 |
| <b>Table 4-49. USBHS clock timing parameters<sup>(1)</sup></b> .....  | 126 |
| <b>Table 4-50. USB-ULPI Dynamic characteristics<sup>(1)</sup></b> .....                                       | 126 |
| <b>Table 4-51. Dynamics characteristics: Ethernet MAC signals for SMI<sup>(1)</sup></b> .....                 | 126 |
| <b>Table 4-52. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings<sup>(1)(2)(3)(4)</sup></b> .....      | 127 |
| <b>Table 4-53. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings<sup>(1)(2)(3)</sup></b> .....        | 127 |
| <b>Table 4-54. Asynchronous multiplexed PSRAM/NOR read timings<sup>(1)(2)(3)</sup></b> .....                  | 127 |
| <b>Table 4-55. Asynchronous multiplexed PSRAM/NOR write timings<sup>(1)(2)(3)</sup></b> .....                 | 128 |
| <b>Table 4-56. Synchronous multiplexed PSRAM/NOR read timings<sup>(1)(2)(3)</sup></b> .....                   | 128 |
| <b>Table 4-57. Synchronous multiplexed PSRAM write timings<sup>(1)(2)(3)</sup></b> .....                      | 129 |
| <b>Table 4-58. Synchronous non-multiplexed PSRAM/NOR read timings<sup>(1)(2)(3)</sup></b> .....               | 129 |
| <b>Table 4-59. Synchronous non-multiplexed PSRAM write timings<sup>(1)(2)(3)</sup></b> .....                  | 130 |
| <b>Table 4-60. SDRAM read timings<sup>(1)(2)</sup></b> .....  | 130 |
| <b>Table 4-61. TIMER characteristics<sup>(1)</sup></b> .....  | 130 |
| <b>Table 4-62. DCI characteristics<sup>(1)</sup></b> .....  | 131 |
| <b>Table 4-63. FWDGT min/max timeout period at 32 kHz (IRC32K)<sup>(1)</sup></b> .....                        | 132 |
| <b>Table 4-64. WWDGT min-max timeout value at 50 MHz (f<sub>PCLK1</sub>)<sup>(1)</sup></b> .....              | 132 |
| <b>Table 5-1. LQFP176 package dimensions</b> .....  | 134 |

---

|   |     |
|---|-----|
| <b>Table 5-2. BGA176 package dimensions .....</b>                     | 136 |
| <b>Table 5-3. LQFP144 package dimensions .....</b>                    | 138 |
| <b>Table 5-4. LQFP100 package dimensions .....</b>                    | 140 |
| <b>Table 5-5. LQFP64 package dimensions .....</b>                     | 142 |
| <b>Table 5-6. Package thermal characteristics<sup>(1)</sup> .....</b> | 144 |
| <b>Table 6-1. Part ordering code for GD32F527xx devices .....</b>     | 146 |
| <b>Table 7-1. Revision history .....</b>                              | 147 |

## 1. General description

The GD32F527xx device belongs to the high performance line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M33 core. The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The characteristics of integrated and advanced make the Cortex®-M33 processor suitable for market products that require microcontrollers with high performance and low power consumption. The processor is based on the ARMv8 architecture and supports a powerful and scalable instruction set including general data processing I/O control tasks, advanced data processing bit field manipulations and DSP.

The GD32F527xx device incorporates the Arm® Cortex®-M33 32-bit processor core operating at 200 MHz frequency with Flash security protection to prevent illegal code/data access. It provides up to 7680 KB of main Flash memory, 512KB SRAM (SRAM0, SRAM1, SRAM2), 512KB ADDSRAM and 64KB TCMSRAM memory. Both FLASH and SRAM have ECC capabilities. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to three 12-bit 2.6 MSPS ADCs, up to eight general 16-bit timers, two 16-bit PWM advanced timers, two 32-bit general timers, and two 16-bit basic timers, as well as standard and advanced communication interfaces: up to six SPIs, six I2Cs, four USARTs and four UARTs, two I2Ss, two CAN-FDs, a USBHS, a USBFS, an ENET and a SDIO. Additional peripherals as digital camera interface (DCI), EXMC interface with SDRAM extension support, TFT-LCD Interface (TLI), Image Processing Accelerator (IPA) and Serial Audio Interface (SAI), are included.

The GD32F527xx is designed with a comprehensive set of system security features. System security features cover several aspects, including firmware intellectual property protection, device private data protection, and service execution assurance. Users can realize information security through the security functions of trusted code area protection, password area protection, Secure boot, debugging security, etc.

The device operates from a 1.71V to 3.6V power supply and available in -40 to +105 °C temperature range for grade 7 devices. Three power saving modes provide the flexibility for maximum optimization of power consumption, an especially important consideration in low power applications.

The above features make GD32F527xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, embedded modules, human machine interface, security and alarm systems, energy storage system, graphic display, audio player, automotive navigation, drone, IoT and so on.



**ARM®CORTEX®**  
Processor Technology

## 2. Device overview

### 2.1. Device information

**Table 2-1. GD32F527xx devices features and peripheral list**

| Part Number           |                                   |           | GD32F527xx         |                    |                    |                    |                    |                    |  |  |
|-----------------------|-----------------------------------|-----------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--|--|
|                       |                                   |           | ZMT7               | ZST7               | VMT7               | VST7               | RMT7               | RST7               |  |  |
| <b>FLASH<br/>(KB)</b> | <b>BANK0</b>                      | Code area | 1536               | 2048               | 1536               | 2048               | 1536               | 2048               |  |  |
|                       |                                   | Data area | 512                | 0                  | 512                | 0                  | 512                | 0                  |  |  |
|                       | <b>BANK1</b>                      | Data area | 2048               | 2048               | 2048               | 2048               | 2048               | 2048               |  |  |
|                       | <b>BANK1_Ex</b>                   | Data area | 0                  | 3584               | 0                  | 3584               | 0                  | 3584               |  |  |
|                       | <b>Total</b>                      |           | 4096               | 7680               | 4096               | 7680               | 4096               | 7680               |  |  |
| <b>SRAM (KB)</b>      |                                   |           | 1024               | 512                | 1024               | 512                | 1024               | 512                |  |  |
| <b>TCMSRAM (KB)</b>   |                                   |           | 64                 | 64                 | 64                 | 64                 | 64                 | 64                 |  |  |
| <b>Timers</b>         | <b>General timer<br/>(16-bit)</b> |           | 8<br>(2-3,8-13)    | 8<br>(2-3,8-13)    | 8<br>(2-3,8-13)    | 8<br>(2-3,8-13)    | 8<br>(2-3,8-13)    | 8<br>(2-3,8-13)    |  |  |
|                       | <b>General timer<br/>(32-bit)</b> |           | 2<br>(1,4)         | 2<br>(1,4)         | 2<br>(1,4)         | 2<br>(1,4)         | 2<br>(1,4)         | 2<br>(1,4)         |  |  |
|                       | <b>Advanced<br/>timer(16-bit)</b> |           | 2<br>(0,7)         | 2<br>(0,7)         | 2<br>(0,7)         | 2<br>(0,7)         | 2<br>(0,7)         | 2<br>(0,7)         |  |  |
|                       | <b>Basic timer<br/>(16-bit)</b>   |           | 2<br>(5,6)         | 2<br>(5,6)         | 2<br>(5,6)         | 2<br>(5,6)         | 2<br>(5,6)         | 2<br>(5,6)         |  |  |
|                       | <b>SysTick</b>                    |           | 1                  | 1                  | 1                  | 1                  | 1                  | 1                  |  |  |
|                       | <b>Watchdog</b>                   |           | 2                  | 2                  | 2                  | 2                  | 2                  | 2                  |  |  |
|                       | <b>RTC</b>                        |           | 1                  | 1                  | 1                  | 1                  | 1                  | 1                  |  |  |
| <b>Connectivity</b>   | <b>USART</b>                      |           | 4                  | 4                  | 4                  | 4                  | 4                  | 4                  |  |  |
|                       | <b>UART</b>                       |           | 4                  | 4                  | 4                  | 4                  | 2                  | 2                  |  |  |
|                       | <b>I2C</b>                        |           | 6                  | 6                  | 3                  | 3                  | 3                  | 3                  |  |  |
|                       | <b>SPI/I2S</b>                    |           | 6/2<br>(0-5)/(1-2) | 6/2<br>(0-5)/(1-2) | 5/2<br>(0-4)/(1-2) | 5/2<br>(0-4)/(1-2) | 3/2<br>(0-2)/(1-2) | 3/2<br>(0-2)/(1-2) |  |  |
|                       | <b>SDIO</b>                       |           | 1                  | 1                  | 1                  | 1                  | 1                  | 1                  |  |  |
|                       | <b>CAN</b>                        |           | 2xFD               | 2xFD               | 2xFD               | 2xFD               | 2xFD               | 2xFD               |  |  |
|                       | <b>USBFS</b>                      |           | 1                  | 1                  | 1                  | 1                  | 1                  | 1                  |  |  |
|                       | <b>USBHS</b>                      |           | 1                  | 1                  | 1                  | 1                  | 1                  | 1                  |  |  |

| Part Number       |                 | GD32F527xx |      |         |      |        |      |
|-------------------|-----------------|------------|------|---------|------|--------|------|
|                   |                 | ZMT7       | ZST7 | VMT7    | VST7 | RMT7   | RST7 |
| <b>ENET</b>       | 1               | 1          | 1    | 1       | 1    | 1      | 1    |
|                   | 1               | 1          | 1    | 1       | 0    | 0      | 0    |
|                   | 1               | 1          | 1    | 1       | 1    | 1      | 1    |
| <b>SAI</b>        |                 | 1          | 1    | 1       | 1    | 0      | 0    |
| <b>EXMC/SDRAM</b> |                 | 1/1        | 1/1  | 1/0     | 1/0  | 0/0    | 0/0  |
| <b>IPA</b>        |                 | 1          | 1    | 1       | 1    | 0      | 0    |
| <b>CAU</b>        |                 | 1          | 1    | 1       | 1    | 1      | 1    |
| <b>HAU</b>        |                 | 1          | 1    | 1       | 1    | 1      | 1    |
| <b>TRNG</b>       |                 | 1          | 1    | 1       | 1    | 1      | 1    |
| <b>PKCAU</b>      |                 | 1          | 1    | 1       | 1    | 1      | 1    |
| <b>12bit ADC</b>  | <b>Units</b>    | 3          | 3    | 3       | 3    | 3      | 3    |
|                   | <b>Channels</b> | 24         | 24   | 16      | 16   | 16     | 16   |
| <b>DAC</b>        | <b>Units</b>    | 1          | 1    | 1       | 1    | 1      | 1    |
|                   | <b>Channels</b> | 2          | 2    | 2       | 2    | 2      | 2    |
| <b>GPIO</b>       |                 | 114        | 114  | 82      | 82   | 51     | 51   |
| <b>Package</b>    |                 | LQFP144    |      | LQFP100 |      | LQFP64 |      |


**Table 2-2. GD32F527xx devices features and peripheral list (Cont.)**

| Part Number         |                               |           | GD32F527xx      |                 |                 |                 |  |  |
|---------------------|-------------------------------|-----------|-----------------|-----------------|-----------------|-----------------|--|--|
|                     |                               |           | IMT7            | IST7            | IMK7            | ISK7            |  |  |
| <b>FLASH (KB)</b>   | <b>BANK0</b>                  | Code area | 1536            | 2048            | 1536            | 2048            |  |  |
|                     |                               | Data area | 512             | 0               | 512             | 0               |  |  |
|                     | <b>BANK1</b>                  | Data area | 2048            | 2048            | 2048            | 2048            |  |  |
|                     | <b>BANK1_Ex</b>               | Data area | 0               | 3584            | 0               | 3584            |  |  |
|                     | <b>Total</b>                  |           | 4096            | 7680            | 4096            | 7680            |  |  |
| <b>SRAM (KB)</b>    |                               |           | 1024            | 512             | 1024            | 512             |  |  |
| <b>TCMSRAM (KB)</b> |                               |           | 64              | 64              | 64              | 64              |  |  |
| <b>Timers</b>       | <b>General timer (16-bit)</b> |           | 8<br>(2-3,8-13) | 8<br>(2-3,8-13) | 8<br>(2-3,8-13) | 8<br>(2-3,8-13) |  |  |
|                     | <b>General timer (32-bit)</b> |           | 2<br>(1,4)      | 2<br>(1,4)      | 2<br>(1,4)      | 2<br>(1,4)      |  |  |
|                     | <b>Advanced</b>               |           | 2               | 2               | 2               | 2               |  |  |

| Part Number                     |                 | GD32F527xx         |                    |                    |                    |
|---------------------------------|-----------------|--------------------|--------------------|--------------------|--------------------|
|                                 |                 | IMT7               | IST7               | IMK7               | ISK7               |
| <b>timer(16-bit)</b>            |                 | (0.7)              | (0.7)              | (0.7)              | (0.7)              |
| <b>Basic timer<br/>(16-bit)</b> |                 | 2                  | 2                  | 2                  | 2                  |
| <b>SysTick</b>                  |                 | 1                  | 1                  | 1                  | 1                  |
| <b>Watchdog</b>                 |                 | 2                  | 2                  | 2                  | 2                  |
| <b>RTC</b>                      |                 | 1                  | 1                  | 1                  | 1                  |
| <b>Connectivity</b>             | <b>USART</b>    | 4                  | 4                  | 4                  | 4                  |
|                                 | <b>UART</b>     | 4                  | 4                  | 4                  | 4                  |
|                                 | <b>I2C</b>      | 6                  | 6                  | 6                  | 6                  |
|                                 | <b>SPI/I2S</b>  | 6/2<br>(0-5)/(1-2) | 6/2<br>(0-5)/(1-2) | 6/2<br>(0-5)/(1-2) | 6/2<br>(0-5)/(1-2) |
|                                 | <b>SDIO</b>     | 1                  | 1                  | 1                  | 1                  |
|                                 | <b>CAN</b>      | 2xFD               | 2xFD               | 2xFD               | 2xFD               |
|                                 | <b>USBFS</b>    | 1                  | 1                  | 1                  | 1                  |
|                                 | <b>USBHS</b>    | 1                  | 1                  | 1                  | 1                  |
|                                 | <b>ENET</b>     | 1                  | 1                  | 1                  | 1                  |
|                                 | <b>TLI</b>      | 1                  | 1                  | 1                  | 1                  |
|                                 | <b>DCI</b>      | 1                  | 1                  | 1                  | 1                  |
|                                 | <b>SAI</b>      | 1                  | 1                  | 1                  | 1                  |
| <b>EXMC/SDRAM</b>               |                 | 1/1                | 1/1                | 1/1                | 1/1                |
| <b>IPA</b>                      |                 | 1                  | 1                  | 1                  | 1                  |
| <b>CAU</b>                      |                 | 1                  | 1                  | 1                  | 1                  |
| <b>HAU</b>                      |                 | 1                  | 1                  | 1                  | 1                  |
| <b>TRNG</b>                     |                 | 1                  | 1                  | 1                  | 1                  |
| <b>PKCAU</b>                    |                 | 1                  | 1                  | 1                  | 1                  |
| <b>12bit ADC</b>                | <b>Units</b>    | 3                  | 3                  | 3                  | 3                  |
|                                 | <b>Channels</b> | 24                 | 24                 | 24                 | 24                 |
| <b>DAC</b>                      | <b>Units</b>    | 1                  | 1                  | 1                  | 1                  |
|                                 | <b>Channels</b> | 2                  | 2                  | 2                  | 2                  |
| <b>GPIO</b>                     |                 | 140                | 140                | 140                | 140                |
| <b>Package</b>                  |                 | LQFP176            |                    | BGA176             |                    |


## 2.2. Block diagram


**Figure 2-1. GD32F527xx block diagram**






## 2.3. Pinouts and pin assignment

**Figure 2-2. GD32F527Ix BGA176 pinouts**



**Figure 2-3. GD32F527Ix LQFP176 pinouts**


**Figure 2-4. GD32F527Zx LQFP144 pinouts**


**Figure 2-5. GD32F527Vx LQFP100 pinouts**

**Figure 2-6. GD32F527Rx LQFP64 pinouts**


## 2.4. Memory map

**Table 2-3. GD32F527xx memory map**

| Pre-defined Regions | Bus        | Address                   | Peripherals               |
|---------------------|------------|---------------------------|---------------------------|
| External Device     | AHB matrix | 0xC000 0000 - 0xDFFF FFFF | EXMC - SDRAM              |
|                     |            | 0xA000 1000 - 0xBFFF FFFF | Reserved                  |
|                     |            | 0xA000 0000 - 0xA000 0FFF | EXMC - SWREG              |
|                     |            | 0x9000 0000 - 0x9FFF FFFF | EXMC - PC CARD            |
|                     |            | 0x7000 0000 - 0x8FFF FFFF | EXMC - NAND               |
|                     |            | 0x6000 0000 - 0x6FFF FFFF | EXMC – NOR / PSRAM / SRAM |
| External RAM        | AHB2       | 0x5006 3000 - 0x5FFF FFFF | Reserved                  |
|                     |            | 0x5006 1000 - 0x5006 2FFF | PKCAU                     |
|                     |            | 0x5006 0C00 - 0x5006 0FFF | Reserved                  |
|                     |            | 0x5006 0800 - 0x5006 0BFF | TRNG                      |
|                     |            | 0x5006 0400 - 0x5006 07FF | HAU                       |
|                     |            | 0x5006 0000 - 0x5006 03FF | CAU                       |
|                     |            | 0x5005 0400 - 0x5005 FFFF | Reserved                  |
|                     |            | 0x5005 0000 - 0x5005 03FF | DCI                       |
|                     |            | 0x5004 0000 - 0x5004 FFFF | Reserved                  |
|                     |            | 0x5000 0000 - 0x5003 FFFF | USBFS                     |
| Peripheral          | AHB1       | 0x4008 0000 - 0x4FFF FFFF | Reserved (AHB1)           |
|                     |            | 0x4004 0000 - 0x4007 FFFF | USBHS                     |
|                     |            | 0x4002 BC00 - 0x4003 FFFF | Reserved                  |
|                     |            | 0x4002 B000 - 0x4002 BBFF | IPA                       |
|                     |            | 0x4002 A000 - 0x4002 AFFF | Reserved                  |
|                     |            | 0x4002 8000 - 0x4002 9FFF | ENET                      |
|                     |            | 0x4002 6800 - 0x4002 7FFF | Reserved                  |
|                     |            | 0x4002 6400 - 0x4002 67FF | DMA1                      |
|                     |            | 0x4002 6000 - 0x4002 63FF | DMA0                      |
|                     |            | 0x4002 5000 - 0x4002 5FFF | Reserved                  |
|                     |            | 0x4002 4000 - 0x4002 4FFF | BKPSRAM                   |
|                     |            | 0x4002 3C00 - 0x4002 3FFF | FMC                       |
|                     |            | 0x4002 3800 - 0x4002 3BFF | RCU                       |
|                     |            | 0x4002 3400 - 0x4002 37FF | Reserved                  |
|                     |            | 0x4002 3000 - 0x4002 33FF | CRC                       |
|                     |            | 0x4002 2C00 - 0x4002 2FFF | Reserved                  |
|                     |            | 0x4002 2800 - 0x4002 2BFF | Reserved                  |
|                     |            | 0x4002 2400 - 0x4002 27FF | Reserved                  |
|                     |            | 0x4002 2000 - 0x4002 23FF | GPIOI                     |
|                     |            | 0x4002 1C00 - 0x4002 1FFF | GPIOH                     |


| Pre-defined Regions | Bus  | Address                   | Peripherals |
|---------------------|------|---------------------------|-------------|
| APB2                |      | 0x4002 1800 - 0x4002 1BFF | GPIOG       |
|                     |      | 0x4002 1400 - 0x4002 17FF | GPIOF       |
|                     |      | 0x4002 1000 - 0x4002 13FF | GPIOE       |
|                     |      | 0x4002 0C00 - 0x4002 0FFF | GPIOD       |
|                     |      | 0x4002 0800 - 0x4002 0BFF | GPIOC       |
|                     |      | 0x4002 0400 - 0x4002 07FF | GPIOB       |
|                     |      | 0x4002 0000 - 0x4002 03FF | GPIOA       |
|                     |      | 0x4001 8400 - 0x4001 FFFF | Reserved    |
|                     |      | 0x4001 8000 - 0x4001 83FF | Reserved    |
|                     |      | 0x4001 7C00 - 0x4001 7FFF | Reserved    |
|                     |      | 0x4001 7800 - 0x4001 7BFF | Reserved    |
|                     |      | 0x4001 7400 - 0x4001 77FF | Reserved    |
|                     |      | 0x4001 7000 - 0x4001 73FF | Reserved    |
|                     |      | 0x4001 6C00 - 0x4001 6FFF | Reserved    |
|                     |      | 0x4001 6800 - 0x4001 6BFF | TLI         |
|                     |      | 0x4001 5C00 - 0x4001 67FF | Reserved    |
|                     |      | 0x4001 5800 - 0x4001 5BFF | SAI         |
|                     |      | 0x4001 5400 - 0x4001 57FF | SPI5        |
|                     |      | 0x4001 5000 - 0x4001 53FF | SPI4        |
|                     |      | 0x4001 4C00 - 0x4001 4FFF | Reserved    |
|                     |      | 0x4001 4800 - 0x4001 4BFF | TIMER10     |
|                     |      | 0x4001 4400 - 0x4001 47FF | TIMER9      |
|                     |      | 0x4001 4000 - 0x4001 43FF | TIMER8      |
|                     |      | 0x4001 3C00 - 0x4001 3FFF | EXTI        |
|                     |      | 0x4001 3800 - 0x4001 3BFF | SYSCFG      |
|                     |      | 0x4001 3400 - 0x4001 37FF | SPI3        |
|                     |      | 0x4001 3000 - 0x4001 33FF | SPI0        |
|                     |      | 0x4001 2C00 - 0x4001 2FFF | SDIO        |
|                     |      | 0x4001 2800 - 0x4001 2BFF | Reserved    |
|                     |      | 0x4001 2400 - 0x4001 27FF | Reserved    |
|                     |      | 0x4001 2000 - 0x4001 23FF | ADC         |
|                     |      | 0x4001 1C00 - 0x4001 1FFF | Reserved    |
|                     |      | 0x4001 1800 - 0x4001 1BFF | Reserved    |
|                     |      | 0x4001 1400 - 0x4001 17FF | USART5      |
|                     |      | 0x4001 1000 - 0x4001 13FF | USART0      |
|                     | APB1 | 0x4001 0C00 - 0x4001 0FFF | Reserved    |
|                     |      | 0x4001 0800 - 0x4001 0BFF | Reserved    |
|                     |      | 0x4001 0400 - 0x4001 07FF | TIMER7      |
|                     |      | 0x4001 0000 - 0x4001 03FF | TIMER0      |
|                     |      | 0x4000 C800 - 0x4000 FFFF | Reserved    |
|                     |      | 0x4000 C400 - 0x4000 C7FF | IREF        |

| <b>Pre-defined Regions</b> | <b>Bus</b> | <b>Address</b>            | <b>Peripherals</b>   |
|----------------------------|------------|---------------------------|----------------------|
|                            |            | 0x4000 C000 - 0x4000 C3FF | Reserved             |
|                            |            | 0x4000 9000 - 0x4000 BFFF | Reserved             |
|                            |            | 0x4000 8C00 - 0x4000 8FFF | CAN SRAM 1k-2k bytes |
|                            |            | 0x4000 8800 - 0x4000 8BFF | I2C5                 |
|                            |            | 0x4000 8400 - 0x4000 87FF | I2C4                 |
|                            |            | 0x4000 8000 - 0x4000 83FF | I2C3                 |
|                            |            | 0x4000 7C00 - 0x4000 7FFF | UART7                |
|                            |            | 0x4000 7800 - 0x4000 7BFF | UART6                |
|                            |            | 0x4000 7400 - 0x4000 77FF | DAC0                 |
|                            |            | 0x4000 7000 - 0x4000 73FF | PMU                  |
|                            |            | 0x4000 6C00 - 0x4000 6FFF | CTC                  |
|                            |            | 0x4000 6800 - 0x4000 6BFF | CAN1                 |
|                            |            | 0x4000 6400 - 0x4000 67FF | CAN0                 |
|                            |            | 0x4000 6000 - 0x4000 63FF | CAN SRAM 0-1k bytes  |
|                            |            | 0x4000 5C00 - 0x4000 5FFF | I2C2                 |
|                            |            | 0x4000 5800 - 0x4000 5BFF | I2C1                 |
|                            |            | 0x4000 5400 - 0x4000 57FF | I2C0                 |
|                            |            | 0x4000 5000 - 0x4000 53FF | UART4                |
|                            |            | 0x4000 4C00 - 0x4000 4FFF | UART3                |
|                            |            | 0x4000 4800 - 0x4000 4BFF | USART2               |
|                            |            | 0x4000 4400 - 0x4000 47FF | USART1               |
|                            |            | 0x4000 4000 - 0x4000 43FF | I2S2_add             |
|                            |            | 0x4000 3C00 - 0x4000 3FFF | SPI2/I2S2            |
|                            |            | 0x4000 3800 - 0x4000 3BFF | SPI1/I2S1            |
|                            |            | 0x4000 3400 - 0x4000 37FF | I2S1_add             |
|                            |            | 0x4000 3000 - 0x4000 33FF | FWDGT                |
|                            |            | 0x4000 2C00 - 0x4000 2FFF | WWDT                 |
|                            |            | 0x4000 2800 - 0x4000 2BFF | RTC                  |
|                            |            | 0x4000 2400 - 0x4000 27FF | Reserved             |
|                            |            | 0x4000 2000 - 0x4000 23FF | TIMER13              |
|                            |            | 0x4000 1C00 - 0x4000 1FFF | TIMER12              |
|                            |            | 0x4000 1800 - 0x4000 1BFF | TIMER11              |
|                            |            | 0x4000 1400 - 0x4000 17FF | TIMER6               |
|                            |            | 0x4000 1000 - 0x4000 13FF | TIMER5               |
|                            |            | 0x4000 0C00 - 0x4000 0FFF | TIMER4               |
|                            |            | 0x4000 0800 - 0x4000 0BFF | TIMER3               |
|                            |            | 0x4000 0400 - 0x4000 07FF | TIMER2               |
|                            |            | 0x4000 0000 - 0x4000 03FF | TIMER1               |
| SRAM                       |            | 0x2010 0000 - 0x3FFF FFFF | Reserved             |
|                            |            | 0x2008 0000 - 0x200F FFFF | ADDSRAM (512KB)      |
|                            |            | 0x2005 0000 - 0x2007 FFFF | SRAM2(192KB)         |

| <b>Pre-defined Regions</b> | <b>Bus</b> | <b>Address</b>            | <b>Peripherals</b>                |
|----------------------------|------------|---------------------------|-----------------------------------|
|                            |            | 0x2004 0000 - 0x2004 FFFF | SRAM1(64KB)                       |
|                            |            | 0x2000 0000 - 0x2003 FFFF | SRAM0(256KB)                      |
| Code                       |            | 0x1FFF C010 - 0x1FFF FFFF | Reserved                          |
|                            |            | 0x1FFF C000 - 0x1FFF C00F | Option bytes Block (Bank0 option) |
|                            |            | 0x1FFF B000 - 0x1FFF BFFF | Reserved                          |
|                            |            | 0x1FFF 7880 - 0x1FFF AFFF | Reserved                          |
|                            |            | 0x1FFF 7840 - 0x1FFF 787F | OTP0 Block (lock)                 |
|                            |            | 0x1FFF 7800 - 0x1FFF 783F | OTP0 Block (data)                 |
|                            |            | 0x1FFF 0000 - 0x1FFF 77FF | Boot loader(30KB)                 |
|                            |            | 0x1FFE C010 - 0x1FFE FFFF | Reserved                          |
|                            |            | 0x1FFE C000 - 0x1FFE C00F | Option bytes Block (Bank1 option) |
|                            |            | 0x1FF2 0230 - 0x1FFE BFFF | Reserved                          |
|                            |            | 0x1FF2 0210 - 0x1FF2 022F | OTP Block2 (lock)                 |
|                            |            | 0x1FF2 0200 - 0x1FF2 020F | OTP Block1 (lock)                 |
|                            |            | 0x1FF2 0000 - 0x1FF2 01FF | OTP Block2 (data)                 |
|                            |            | 0x1FF0 0000 - 0x1FF1 FFFF | OTP Block1 (data)                 |
|                            |            | 0x1001 0000 - 0x1FEF FFFF | Reserved                          |
|                            |            | 0x1000 0000 - 0x1000 FFFF | TCMSRAM (64KB)                    |
|                            |            | 0x0880 0000 - 0x0FFF FFFF | Reserved                          |
|                            |            | 0x0840 0000 - 0x0877 FFFF | Main Flash(Bank1_Ex 3584kB)       |
|                            |            | 0x0820 0000 - 0x083F FFFF | Main Flash(Bank1 2MB)             |
|                            |            | 0x0800 0000 - 0x081F FFFF | Main Flash(Bank0 2MB)             |
|                            |            | 0x0030 0000 - 0x07FF FFFF | Aliased to the boot device        |
|                            |            | 0x0010 0000 - 0x002F FFFF |                                   |
|                            |            | 0x0002 0000 - 0x000F FFFF |                                   |
|                            |            | 0x0000 0000 - 0x0001 FFFF |                                   |

## 2.5. Clock tree

**Figure 2-7. GD32F527xx clock tree**



**Legend:**

- HXTAL: High speed crystal oscillator
- LXTAL: Low speed crystal oscillator
- IRC16M: Internal 16M RC oscillators
- IRC32K: Internal 32K RC oscillator
- IRC48M: Internal 48M RC oscillators

## 2.6. Pin definitions

### 2.6.1. GD32F527Ix LQFP176 pin definitions

**Table 2-4. GD32F527Ix LQFP176 pin definitions**

| GD32F527Ix LQFP176 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| PE2                | 1    | I/O                     | 5VT                      | Default: PE2<br>Alternate: TRACECLK, SPI3_SCK, SAI0_MCLK_0, ETH_MII_TXD3, EXMC_A23, EVENTOUT                         |
| PE3                | 2    | I/O                     | 5VT                      | Default: PE3<br>Alternate: TRACED0, SAI0_SD_1, EXMC_A19, EVENTOUT  |
| PE4                | 3    | I/O                     | 5VT                      | Default: PE4<br>Alternate: TRACED1, SPI3_NSS, SAI0_FS_0, EXMC_A20, DCI_D4, TLI_B0, EVENTOUT                          |
| PE5                | 4    | I/O                     | 5VT                      | Default: PE5<br>Alternate: TRACED2, TIMER8_CH0, SPI3_MISO, SAI0_SCK_0, SPI0_MISO, EXMC_A21, DCI_D6, TLI_G0, EVENTOUT |
| PE6                | 5    | I/O                     | 5VT                      | Default: PE6<br>Alternate: TRACED3, TIMER8_CH1, SPI3_MOSI, SAI0_SD_0, EXMC_A22, DCI_D7, TLI_G1, EVENTOUT             |
| VBAT               | 6    | P                       | -                        | Default: VBAT  |
| PI8                | 7    | I/O                     | 5VT                      | Default: PI8<br>Alternate: EVENTOUT<br>Additional: RTC_TAMP1, RTC_TAMP0, RTC_TS                                      |
| PC13-TAMPER-RTC    | 8    | I/O                     | 5VT                      | Default: PC13<br>Alternate: SPI0_SCK, I2S1_CK, EVENTOUT<br>Additional: RTC_TAMP0, RTC_OUT, RTC_TS                    |
| PC14-OSC32IN       | 9    | I/O                     | 5VT                      | Default: PC14<br>Alternate: EVENTOUT<br>Additional: OSC32IN  |
| PC15-OSC32OUT      | 10   | I/O                     | 5VT                      | Default: PC15<br>Alternate: EVENTOUT<br>Additional: OSC32OUT   |
| PI9                | 11   | I/O                     | 5VT                      | Default: PI9<br>Alternate: CAN0_RX, EXMC_D30, TLI_VSYNC, EVENTOUT  |
| PI10               | 12   | I/O                     | 5VT                      | Default: PI10<br>Alternate: ETH_MII_RX_ER, EXMC_D31, TLI_HSYNC, EVENTOUT   |
| PI11               | 13   | I/O                     | 5VT                      | Default: PI11<br>Alternate: USBHS_ULPI_DIR, EVENTOUT   |
| VSS                | 14   | P                       | -                        | Default: VSS   |
| VDD                | 15   | P                       | -                        | Default: VDD   |
| PF0                | 16   | I/O                     | 5VT                      | Default: PF0   |

| GD32F527Ix LQFP176 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
|                    |      |                         |                          | Alternate: I2C1_SDA, EXMC_A0, CTC_SYNC, I2C4_SDA, EVENTOUT   |
| PF1                | 17   | I/O                     | 5VT                      | Default: PF1<br>Alternate: I2C1_SCL, EXMC_A1, I2C4_SCL, EVENTOUT   |
| PF2                | 18   | I/O                     | 5VT                      | Default: PF2<br>Alternate: I2C1_SMBA, EXMC_A2, I2C4_SMBA, EVENTOUT   |
| PF3                | 19   | I/O                     | 5VT                      | Default: PF3<br>Alternate: I2C1_TXFRAME, SPI2 NSS, EXMC_A3, EVENTOUT<br>Additional: ADC2_IN9                         |
| PF4                | 20   | I/O                     | 5VT                      | Default: PF4<br>Alternate: EXMC_A4, EVENTOUT<br>Additional: ADC2_IN14  |
| PF5                | 21   | I/O                     | 5VT                      | Default: PF5<br>Alternate: EXMC_A5, EVENTOUT<br>Additional: ADC2_IN15  |
| VSS                | 22   | P                       |                          | Default: VSS   |
| VDD                | 23   | P                       |                          | Default: VDD   |
| PF6                | 24   | I/O                     | 5VT                      | Default: PF6<br>Alternate: TIMER9_CH0, SPI4 NSS, SAI0_SD_1, UART6_RX, EXMC_NIORD, EVENTOUT<br>Additional: ADC2_IN4   |
| PF7                | 25   | I/O                     | 5VT                      | Default: PF7<br>Alternate: TIMER10_CH0, SPI4_SCK, SAI0_MCLK_1, UART6_TX, EXMC_NREG, EVENTOUT<br>Additional: ADC2_IN5 |
| PF8                | 26   | I/O                     | 5VT                      | Default: PF8<br>Alternate: SPI4_MISO, SAI0_SCK_1, TIMER12_CH0, EXMC_NIOWR, EVENTOUT<br>Additional: ADC2_IN6          |
| PF9                | 27   | I/O                     | 5VT                      | Default: PF9<br>Alternate: SPI4_MOSI, SAI0_FS_1, TIMER13_CH0, EXMC_CD, EVENTOUT<br>Additional: ADC2_IN7              |
| PF10               | 28   | I/O                     | 5VT                      | Default: PF10<br>Alternate: EXMC_INTR, DCI_D11, TLI_DE, I2C5_SMBA, EVENTOUT<br>Additional: ADC2_IN8                  |
| PH0/OSCI N         | 29   | I/O                     | 5VT                      | Default: PH0<br>Alternate: EVENTOUT<br>Additional: OSCIN   |
| PH1/OSCO UT        | 30   | I/O                     | 5VT                      | Default: PH1<br>Alternate: EVENTOUT<br>Additional: OSCOUT  |

| GD32F527Ix LQFP176 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| NRST               | 31   | -                       |                          | Default: NRST  |
| PC0                | 32   | I/O                     | 5VT                      | Default: PC0<br>Alternate: SAI0_MCLK_1, USBHS_ULPI_STP,<br>EXMC_SDNWE, TIMER7_CH2_ON, EVENTOUT<br>Additional: ADC012_IN10                                      |
| PC1                | 33   | I/O                     | 5VT                      | Default: PC1<br>Alternate: SPI2_MOSI, I2S2_SD, SAI0_SD_0, SPI1_MOSI,<br>I2S1_SD, ETH_MDC, EVENTOUT<br>Additional: ADC012_IN11                                  |
| PC2                | 34   | I/O                     | 5VT                      | Default: PC2<br>Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,<br>ETH_MII_TXD2, EXMC_SDNE0, EVENTOUT<br>Additional: ADC012_IN12                            |
| PC3                | 35   | I/O                     | 5VT                      | Default: PC3<br>Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,<br>ETH_MII_TX_CLK, EXMC_SDCKE0, EVENTOUT<br>Additional: ADC012_IN13                             |
| VDD                | 36   | P                       |                          | Default: VDD   |
| VSSA               | 37   | P                       |                          | Default: VSSA  |
| VREFP              | 38   | P                       | -                        | Default: VREFP   |
| VDDA               | 39   | P                       | -                        | Default: VDDA  |
| PA0-WKUP           | 40   | I/O                     | 5VT                      | Default: PA0<br>Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,<br>TIMER7_ETI, USART1_CTS, UART3_TX, ETH_MII_CRS,<br>EVENTOUT<br>Additional: ADC012_IN0, WKUP   |
| PA1                | 41   | I/O                     | 5VT                      | Default: PA1<br>Alternate: TIMER1_CH1, TIMER4_CH1, SPI3_MOSI,<br>USART1 RTS, UART3_RX, ETH_MII_RX_CLK,<br>ETH_RMII_REF_CLK, EVENTOUT<br>Additional: ADC012_IN1 |
| PA2                | 42   | I/O                     | 5VT                      | Default: PA2<br>Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,<br>I2S_CKIN, USART1_TX, ETH_MDIO, EVENTOUT<br>Additional: ADC012_IN2                            |
| PH2                | 43   | I/O                     | 5VT                      | Default: PH2<br>Alternate: ETH_MII_CRS, EXMC_SDCKE0, TLI_R0,<br>EVENTOUT   |
| PH3                | 44   | I/O                     | 5VT                      | Default: PH3<br>Alternate: ETH_MII_COL, EXMC_SDNE0, TLI_R1,<br>I2C1_TXFRAME, EVENTOUT  |
| PH4                | 45   | I/O                     | 5VT                      | Default: PH4<br>Alternate: I2C1_SCL, USBHS_ULPI_NXT, SPI5_IO3,<br>SPI5_SCK, EVENTOUT   |

| GD32F527Ix LQFP176 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| PH5                | 46   | I/O                     | 5VT                      | Default: PH5<br>Alternate: I2C1_SDA, SPI4_NSS, EXMC_SDNWE, EVENTOUT  |
| PA3                | 47   | I/O                     | 5VT                      | Default: PA3<br>Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1, I2S1_MCK, SAI0_FS_0, USART1_RX, USBHS_ULPI_D0, ETH_MII_COL, TLI_B5, I2C3_SDA, EVENTOUT<br>Additional: ADC012_IN3          |
| NC                 | 48   | -                       | -                        | -  |
| VDD                | 49   | P                       | -                        | Default: VDD   |
| PA4                | 50   | I/O                     |                          | Default: PA4<br>Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK, USBHS_SOF, DCI_HSYNC, TLI_VSYNC, TIMER7_CH1_ON, EVENTOUT<br>Additional: ADC01_IN4, DAC0_OUT0                          |
| PA5                | 51   | I/O                     |                          | Default: PA5<br>Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON, SPI0_SCK, USBHS_ULPI_CK, EVENTOUT<br>Additional: ADC01_IN5, DAC0_OUT1  |
| PA6                | 52   | I/O                     | 5VT                      | Default: PA6<br>Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN, SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD, DCI_PIXCLK, TLI_G2, SPI4_NSS, EVENTOUT<br>Additional: ADC01_IN6           |
| PA7                | 53   | I/O                     | 5VT                      | Default: PA7<br>Alternate: TIMER0_CH0_ON, TIMER2_CH1, TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0, ETH_MII_RX_DV, ETH_RMII_CRS_DV, EXMC_SDNWE, EVENTOUT<br>Additional: ADC01_IN7               |
| PC4                | 54   | I/O                     | 5VT                      | Default: PC4<br>Alternate: ETH_MII_RXD0, ETH_RMII_RXD0, EXMC_SDNE0, EVENTOUT<br>Additional: ADC01_IN14   |
| PC5                | 55   | I/O                     | 5VT                      | Default: PC5<br>Alternate: USART2_RX, ETH_MII_RXD1, ETH_RMII_RXD1, EXMC_SDCKE0, EVENTOUT<br>Additional: ADC01_IN15   |
| PB0                | 56   | I/O                     | 5VT                      | Default: PB0<br>Alternate: TIMER0_CH1_ON, TIMER2_CH2, TIMER7_CH1_ON, SPI4_SCK, SPI2_MOSI, I2S2_SD, TLI_R3, USBHS_ULPI_D1, ETH_MII_RXD2, SDIO_D1, EVENTOUT<br>Additional: ADC01_IN8, IREF |
| PB1                | 57   | I/O                     | 5VT                      | Default: PB1   |

| GD32F527Ix LQFP176 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
|                    |      |                         |                          | Alternate: TIMER0_CH2_ON, TIMER2_CH3,<br>TIMER7_CH2_ON, SPI4_NSS, TLI_R6, USBHS_ULPI_D2,<br>ETH_MII_RXD3, SDIO_D2, EVENTOUT, TIMER0_CH2<br>Additional: ADC01_IN9 |
| PB2                | 58   | I/O                     | 5VT                      | Default: BOOT1<br>Alternate: TIMER1_CH3, SAI0_SD_0, SPI2_MOSI, I2S2_SD,<br>USBHS_ULPI_D4, SDIO_CK, EVENTOUT  |
| PF11               | 59   | I/O                     | 5VT                      | Default: PF11<br>Alternate: SPI4_MOSI, EXMC_SDNRAS, DCI_D12,<br>I2C5_SCL, EVENTOUT   |
| PF12               | 60   | I/O                     | 5VT                      | Default: PF12<br>Alternate: EXMC_A6, I2C5_SDA, EVENTOUT  |
| VSS                | 61   | P                       |                          | Default: VSS   |
| VDD                | 62   | P                       |                          | Default: VDD   |
| PF13               | 63   | I/O                     | 5VT                      | Default: PF13<br>Alternate: EXMC_A7, I2C3_SMBA, EVENTOUT   |
| PF14               | 64   | I/O                     | 5VT                      | Default: PF14<br>Alternate: EXMC_A8, I2C3_SCL, SPI1_MOSI, EVENTOUT   |
| PF15               | 65   | I/O                     | 5VT                      | Default: PF15<br>Alternate: EXMC_A9, I2C3_SDA, TIMER0_CH3, EVENTOUT  |
| PG0                | 66   | I/O                     | 5VT                      | Default: PG0<br>Alternate: EXMC_A10, I2C3_SDA, TIMER0_CH3_ON,<br>EVENTOUT  |
| PG1                | 67   | I/O                     | 5VT                      | Default: PG1<br>Alternate: EXMC_A11, I2C3_SCL, TIMER7_CH2,<br>EVENTOUT   |
| PE7                | 68   | I/O                     | 5VT                      | Default: PE7<br>Alternate: TIMER0_ETI, UART6_RX, EXMC_D4,<br>TIMER0_CH1, EVENTOUT  |
| PE8                | 69   | I/O                     | 5VT                      | Default: PE8<br>Alternate: TIMER0_CH0_ON, UART6_TX, EXMC_D5,<br>SPI5_IO2, USART2_TX, EVENTOUT  |
| PE9                | 70   | I/O                     | 5VT                      | Default: PE9<br>Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT   |
| VSS                | 71   | P                       | -                        | Default: VSS   |
| VDD                | 72   | P                       | -                        | Default: VDD   |
| PE10               | 73   | I/O                     | 5VT                      | Default: PE10<br>Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT   |
| PE11               | 74   | I/O                     | 5VT                      | Default: PE11<br>Alternate: TIMER0_CH1, SPI3_NSS, SPI4_NSS, EXMC_D8,<br>TLI_G3, EVENTOUT   |
| PE12               | 75   | I/O                     | 5VT                      | Default: PE12<br>Alternate: TIMER0_CH2_ON, SPI3_SCK, SPI4_SCK,<br>EXMC_D9, TLI_B4, EVENTOUT  |
| PE13               | 76   | I/O                     | 5VT                      | Default: PE13  |

| GD32F527Ix LQFP176 |      |                         |                          |   |
|--------------------|------|-------------------------|--------------------------|---|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description   |
|                    |      |                         |                          | Alternate: TIMER0_CH2, SPI3_MISO, SPI4_MISO, EXMC_D10, TLI_DE, EVENTOUT   |
| PE14               | 77   | I/O                     | 5VT                      | Default: PE14<br>Alternate: TIMER0_CH3, SPI3_MOSI, SPI4_MOSI, EXMC_D11, TLI_PIXCLK, EVENTOUT  |
| PE15               | 78   | I/O                     | 5VT                      | Default: PE15<br>Alternate: TIMER0_BRKIN, EXMC_D12, TLI_R7, EVENTOUT  |
| PB10               | 79   | I/O                     | 5VT                      | Default: PB10<br>Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK, I2S2_MCK, USART2_TX, USBHS_ULPI_D3, ETH_MII_RX_ER, SDIO_D7, TLI_G4, EVENTOUT |
| PB11               | 80   | I/O                     | 5VT                      | Default: PB11<br>Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX, USBHS_ULPI_D4, ETH_MII_TX_EN, ETH_RMII_TX_EN, TLI_G5, EVENTOUT             |
| NC                 | 81   | -                       | -                        | -   |
| VDD                | 82   | P                       | -                        | Default: VDD  |
| PH6                | 83   | I/O                     | 5VT                      | Default: PH6<br>Alternate: I2C1_SMBA, SPI4_SCK, TIMER11_CH0, ETH_MII_RXD2, EXMC_SDNE1, DCI_D8, EVENTOUT   |
| PH7                | 84   | I/O                     | 5VT                      | Default: PH7<br>Alternate: I2C2_SCL, SPI4_MISO, ETH_MII_RXD3, EXMC_SDCKE1, DCI_D9, EVENTOUT   |
| PH8                | 85   | I/O                     | 5VT                      | Default: PH8<br>Alternate: I2C2_SDA, EXMC_D16, DCI_HSYNC, TLI_R2, I2C3_SMBA, EVENTOUT   |
| PH9                | 86   | I/O                     | 5VT                      | Default: PH9<br>Alternate: I2C2_SMBA, TIMER11_CH1, EXMC_D17, DCI_D0, TLI_R3, EVENTOUT   |
| PH10               | 87   | I/O                     | 5VT                      | Default: PH10<br>Alternate: TIMER4_CH0, EXMC_D18, DCI_D1, TLI_R4, I2C2_TXFRAME, EVENTOUT  |
| PH11               | 88   | I/O                     | 5VT                      | Default: PH11<br>Alternate: TIMER4_CH1, EXMC_D19, DCI_D2, TLI_R5, I2C3_SCL, EVENTOUT  |
| PH12               | 89   | I/O                     | 5VT                      | Default: PH12<br>Alternate: TIMER4_CH2, EXMC_D20, DCI_D3, TLI_R6, I2C3_SDA, EVENTOUT  |
| VSS                | 90   | P                       | -                        | Default: VSS  |
| VDD                | 91   | P                       | -                        | Default: VDD  |
| PB12               | 92   | I/O                     | 5VT                      | Default: PB12<br>Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS, SPI3_NSS, USART2_CK, CAN1_RX, USBHS_ULPI_D5, ETH_MII_RXD0, ETH_RMII_RXD0, |

| GD32F527Ix LQFP176 |      |                         |                          |   |
|--------------------|------|-------------------------|--------------------------|---|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description   |
|                    |      |                         |                          | USBHS_ID, SPI5_MISO, EVENTOUT   |
| PB13               | 93   | I/O                     | 5VT                      | Default: PB13<br>Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, SPI3_SCK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6, ETH_MII_TXD1, ETH_RMII_TXD1, I2C1_TXFRAME, EVENTOUT<br>Additional: USBHS_VBUS |
| PB14               | 94   | I/O                     | 5VT                      | Default: PB14<br>Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM, EVENTOUT   |
| PB15               | 95   | I/O                     | 5VT                      | Default: PB15<br>Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1, USBHS_DP, EVENTOUT  |
| PD8                | 96   | I/O                     | 5VT                      | Default: PD8<br>Alternate: USART2_TX, EXMC_D13, EVENTOUT  |
| PD9                | 97   | I/O                     | 5VT                      | Default: PD9<br>Alternate: USART2_RX, EXMC_D14, SPI2_NSS, EVENTOUT  |
| PD10               | 98   | I/O                     | 5VT                      | Default: PD10<br>Alternate: USART2_CK, EXMC_D15, TLI_B3, SPI5_SCK, EVENTOUT   |
| PD11               | 99   | I/O                     | 5VT                      | Default: PD11<br>Alternate: USART2_CTS, EXMC_A16, EXMC_CLE, EVENTOUT  |
| PD12               | 100  | I/O                     | 5VT                      | Default: PD12<br>Alternate: TIMER3_CH0, USART2_RTS, EXMC_A17, EXMC_ALE, TIMER0_CH1, EVENTOUT  |
| PD13               | 101  | I/O                     | 5VT                      | Default: PD13<br>Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT  |
| VSS                | 102  | P                       | -                        | Default: VSS  |
| VDD                | 103  | P                       | -                        | Default: VDD  |
| PD14               | 104  | I/O                     | 5VT                      | Default: PD14<br>Alternate: TIMER3_CH2, EXMC_D0, TIMER7_CH1, EVENTOUT   |
| PD15               | 105  | I/O                     | 5VT                      | Default: PD15<br>Alternate: TIMER3_CH3, EXMC_D1, CTC_SYNC, USART2_RX, EVENTOUT  |
| PG2                | 106  | I/O                     | 5VT                      | Default: PG2<br>Alternate: EXMC_A12, EVENTOUT   |
| PG3                | 107  | I/O                     | 5VT                      | Default: PG3<br>Alternate: EXMC_A13, EVENTOUT   |
| PG4                | 108  | I/O                     | 5VT                      | Default: PG4<br>Alternate: EXMC_A14, SPI5_NSS, EVENTOUT   |

| GD32F527Ix LQFP176 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| PG5                | 109  | I/O                     | 5VT                      | Default: PG5<br>Alternate: EXMC_A15, EVENTOUT  |
| PG6                | 110  | I/O                     | 5VT                      | Default: PG6<br>Alternate: EXMC_INT2, DCI_D12, TLI_R7, I2C4_SMBA, EVENTOUT   |
| PG7                | 111  | I/O                     | 5VT                      | Default: PG7<br>Alternate: USART5_CK, EXMC_INT3, DCI_D13, TLI_PIXCLK, I2C4_SCL, EVENTOUT   |
| PG8                | 112  | I/O                     | 5VT                      | Default: PG8<br>Alternate: SPI5_NSS, USART5 RTS, ETH_PPS_OUT, EXMC_SDCLK, I2C4_SDA, EVENTOUT   |
| VSS                | 113  | P                       | -                        | Default: VSS   |
| VDD                | 114  | P                       | -                        | Default: VDD   |
| PC6                | 115  | I/O                     | 5VT                      | Default: PC6<br>Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK, USART5_TX, SDIO_D6, DCI_D0, TLI_HSYNC, TIMER7_CH0_ON, EVENTOUT                    |
| PC7                | 116  | I/O                     | 5VT                      | Default: PC7<br>Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, TLI_G6, EVENTOUT                   |
| PC8                | 117  | I/O                     | 5VT                      | Default: PC8<br>Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2, USART5_CK, SDIO_D0, DCI_D2, EVENTOUT   |
| PC9                | 118  | I/O                     | 5VT                      | Default: PC9<br>Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3, I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, TIMER0_CH1_ON, EVENTOUT                       |
| PA8                | 119  | I/O                     | 5VT                      | Default: PA8<br>Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL, USART0_CK, USBFS_SOF, SDIO_D1, TLI_R6, CTC_SYNC, EVENTOUT                            |
| PA9                | 120  | I/O                     | 5VT                      | Default: PA9<br>Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK, SAI0_SD_1, USART0_TX, SDIO_D2, DCI_D0, EVENTOUT<br>Additional: USBFS_VBUS |
| PA10               | 121  | I/O                     | 5VT                      | Default: PA10<br>Alternate: TIMER0_CH2, SPI4_MOSI, USART0_RX, USBFS_ID, DCI_D1, I2C2_TXFRAME, EVENTOUT   |
| PA11               | 122  | I/O                     | 5VT                      | Default: PA11<br>Alternate: TIMER0_CH3, SPI3_MISO, USART0_CTS, USART5_TX, CAN0_RX, USBFS_DM, TLI_R4, EVENTOUT                                  |
| PA12               | 123  | I/O                     | 5VT                      | Default: PA12<br>Alternate: TIMER0_ETI, SPI4_MISO, USART0_RTS, USART5_RX, CAN0_TX, USBFS_DP, TLI_R5, EVENTOUT                                  |

| GD32F527Ix LQFP176 |      |                         |                          |   |
|--------------------|------|-------------------------|--------------------------|---|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description   |
| PA13               | 124  | I/O                     | 5VT                      | Default: JTMS, SWDIO, PA13<br>Alternate: EVENTOUT   |
| NC                 | 125  | -                       | -                        | -   |
| VSS                | 126  | P                       | -                        | Default: VSS  |
| VDD                | 127  | P                       | -                        | Default: VDD  |
| PH13               | 128  | I/O                     | 5VT                      | Default: PH13<br>Alternate: TIMER7_CH0_ON, CAN0_TX, EXMC_D21, TLI_G2, EVENTOUT                            |
| PH14               | 129  | I/O                     | 5VT                      | Default: PH14<br>Alternate: TIMER7_CH1_ON, EXMC_D22, DCI_D4, TLI_G3, I2C5_SCL, EVENTOUT                   |
| PH15               | 130  | I/O                     | 5VT                      | Default: PH15<br>Alternate: TIMER7_CH2_ON, EXMC_D23, DCI_D11, TLI_G4, I2C5_SDA, EVENTOUT                  |
| PI0                | 131  | I/O                     | 5VT                      | Default: PI0<br>Alternate: TIMER4_CH3, SPI1 NSS, I2S1_WS, EXMC_D24, DCI_D13, TLI_G5, SPI1 NSS, EVENTOUT   |
| PI1                | 132  | I/O                     | 5VT                      | Default: PI1<br>Alternate: SPI1_SCK, I2S1_CK, EXMC_D25, DCI_D8, TLI_G6, SPI1 NSS, EVENTOUT                |
| PI2                | 133  | I/O                     | 5VT                      | Default: PI2<br>Alternate: TIMER7_CH3, SPI1_MISO, I2S1_ADD_SD, EXMC_D26, DCI_D9, TLI_G7, EVENTOUT         |
| PI3                | 134  | I/O                     | 5VT                      | Default: PI3<br>Alternate: TIMER7_ETI, SPI1_MOSI, I2S1_SD, EXMC_D27, DCI_D10, TIMER0_CH0, EVENTOUT        |
| VSS                | 135  | P                       | -                        | Default: VSS  |
| VDD                | 136  | P                       | -                        | Default: VDD  |
| PA14               | 137  | I/O                     | 5VT                      | Default: JTCK, SWCLK, PA14<br>Alternate: EVENTOUT   |
| PA15               | 138  | I/O                     | 5VT                      | Default: JTDI/PA15<br>Alternate: TIMER1_CH0, TIMER1_ETI, SPI0 NSS, SPI2 NSS, I2S2_WS, USART0_TX, EVENTOUT |
| PC10               | 139  | I/O                     | 5VT                      | Default: PC10<br>Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDIO_D2, DCI_D8, TLI_R2, EVENTOUT     |
| PC11               | 140  | I/O                     | 5VT                      | Default: PC11<br>Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT        |
| PC12               | 141  | I/O                     | 5VT                      | Default: PC12<br>Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT  |
| PD0                | 142  | I/O                     | 5VT                      | Default: PD0<br>Alternate: SPI3_MISO, SPI2_MOSI, I2S2_SD, CAN0_RX, EXMC_D2, EVENTOUT                      |

| GD32F527Ix LQFP176 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| PD1                | 143  | I/O                     | 5VT                      | Default: PD1<br>Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3, TIMER7_CH3_ON, EVENTOUT  |
| PD2                | 144  | I/O                     | 5VT                      | Default: PD2<br>Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11, EVENTOUT   |
| PD3                | 145  | I/O                     | 5VT                      | Default: PD3<br>Alternate: TRACED1, SPI1_SCK, I2S1_CK, USART1_CTS, EXMC_CLK, DCI_D5, TLI_G7, EVENTOUT                          |
| PD4                | 146  | I/O                     | 5VT                      | Default: PD4<br>Alternate: USART1_RTS, EXMC_NOE, EVENTOUT, I2C3_SCL  |
| PD5                | 147  | I/O                     | 5VT                      | Default: PD5<br>Alternate: USART1_TX, EXMC_NWE, EVENTOUT   |
| VSS                | 148  | P                       | -                        | Default: VSS   |
| VDD                | 149  | P                       | -                        | Default: VDD   |
| PD6                | 150  | I/O                     | 5VT                      | Default: PD6<br>Alternate: SPI2_MOSI, I2S2_SD, SAI0_SD_0, USART1_RX, EXMC_NWAIT, DCI_D10, TLI_B2, TIMER0_CH2_ON, EVENTOUT      |
| PD7                | 151  | I/O                     | 5VT                      | Default: PD7<br>Alternate: USART1_CK, EXMC_NE0, EXMC_NCE2, EVENTOUT  |
| PG9                | 152  | I/O                     | 5VT                      | Default: PG9<br>Alternate: USART5_RX, EXMC_NE1, EXMC_NCE3, DCI_VSYNC, EVENTOUT   |
| PG10               | 153  | I/O                     | 5VT                      | Default: PG10<br>Alternate: SPI5_IO2, TLI_G3, EXMC_NCE3_0, EXMC_NE2, DCI_D2, TLI_B2, EVENTOUT                                  |
| PG11               | 154  | I/O                     | 5VT                      | Default: PG11<br>Alternate: SPI5_IO3, SPI3_SCK, ETH_MII_TX_EN, ETH_RMII_TX_EN, EXMC_NCE3_1, DCI_D3, TLI_B3, EVENTOUT           |
| PG12               | 155  | I/O                     | 5VT                      | Default: PG12<br>Alternate: SPI5_MISO, SPI3_MISO, USART5_RTS, TLI_B4, EXMC_NE3, TLI_B1, EVENTOUT                               |
| PG13               | 156  | I/O                     | 5VT                      | Default: PG13<br>Alternate: TRACED2, SPI5_SCK, SPI3_MOSI, USART5_CTS, ETH_MII_TXD0, ETH_RMII_TXD0, EXMC_A24, EVENTOUT          |
| PG14               | 157  | I/O                     | 5VT                      | Default: PG14<br>Alternate: TRACED3, SPI5_MOSI, SPI3 NSS, USART5_TX, ETH_MII_TXD1, ETH_RMII_TXD1, EXMC_A25, I2C4_SCL, EVENTOUT |
| VSS                | 158  | P                       | -                        | Default: VSS   |

| GD32F527Ix LQFP176 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| VDD                | 159  | P                       | -                        | Default: VDD   |
| PG15               | 160  | I/O                     | 5VT                      | Default: PG15<br>Alternate: USART5_CTS, EXMC_SDNCAS, DCI_D13, I2C5_SMBA, EVENTOUT  |
| PB3                | 161  | I/O                     | 5VT                      | Default: JTDO, PB3<br>Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK, SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT  |
| PB4                | 162  | I/O                     | 5VT                      | Default: NJTRST<br>Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO, I2S2_ADD_SD, I2C2_SDA, SDIO_D0, I2C0_TXFRAME, TIMER7_CH0, EVENTOUT                                 |
| PB5                | 163  | I/O                     | 5VT                      | Default: PB5<br>Alternate: TIMER2_CH1, I2C0_SMBA, SPI0莫斯I, SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7, ETH_PPS_OUT, EXMC_SDCKE1, DCI_D10, SPI0_NSS, EVENTOUT       |
| PB6                | 164  | I/O                     | 5VT                      | Default: PB6<br>Alternate: TIMER3_CH0, I2C0_SCL, SPI5_MOSI, USART0_TX, CAN1_TX, EXMC_SDNE1, DCI_D5, EVENTOUT   |
| PB7                | 165  | I/O                     | 5VT                      | Default: PB7<br>Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX, EXMC_NL, EXMC_NADV, DCI_VSYNC, EVENTOUT  |
| BOOT0              | 166  | I/O                     |                          | Default: BOOT0   |
| PB8                | 167  | I/O                     | 5VT                      | Default: PB8<br>Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2, TIMER9_CH0, I2C0_SCL, SPI5_NSS, SPI4_MOSI, CAN0_RX, ETH_MII_TXD3, SDIO_D4, DCI_D6, TLI_B6, EVENTOUT |
| PB9                | 168  | I/O                     | 5VT                      | Default: PB9<br>Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0, I2C0_SDA, SPI1_NSS, I2S1_WS, SAI0_FS_1, CAN0_TX, SDIO_D5, DCI_D7, TLI_B7, EVENTOUT                 |
| PE0                | 169  | I/O                     | 5VT                      | Default: PE0<br>Alternate: TIMER3_ETI, SPI0_MOSI, UART7_RX, EXMC_NBL0, DCI_D2, EVENTOUT  |
| PE1                | 170  | I/O                     | 5VT                      | Default: PE1<br>Alternate: TIMER0_CH1_ON, UART7_TX, EXMC_NBL1, DCI_D3, TIMER7_CH3, EVENTOUT  |
| PDR_ON             | 171  | P                       | -                        | Default: PDR_ON <sup>(3)</sup>   |
| VDD                | 172  | P                       | -                        | Default: VDD   |
| PI4                | 173  | I/O                     | 5VT                      | Default: PI4<br>Alternate: TIMER7_BRKIN, SPI4_MOSI, EXMC_NBL2, DCI_D5, TLI_B4, EVENTOUT  |

| GD32F527Ix LQFP176 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| PI5                | 174  | I/O                     | 5VT                      | Default: PI5<br>Alternate: TIMER7_CH0, EXMC_NBL3, DCI_VSYNC, TLI_B5, SPI2_MOSI, I2C5_SCL, EVENTOUT |
| PI6                | 175  | I/O                     | 5VT                      | Default: PI6<br>Alternate: TIMER7_CH1, EXMC_D28, DCI_D6, TLI_B6, EVENTOUT                          |
| PI7                | 176  | I/O                     | 5VT                      | Default: PI7<br>Alternate: TIMER7_CH2, EXMC_D29, DCI_D7, TLI_B7, I2C5_SDA, EVENTOUT                |

**Notes:**

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) PDR\_ON pin should be pulled up to V<sub>DD</sub>, refer to [\*\*Figure 4-2. Recommended PDR\\_ON pin circuit.\*\*](#)

## 2.6.2. GD32F527Ix BGA176 pin definitions

**Table 2-5. GD32F527Ix BGA176 pin definitions**

| GD32F527Ix BGA176 |      |                         |                          |  |
|-------------------|------|-------------------------|--------------------------|--|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| PE2               | A2   | I/O                     | 5VT                      | Default: PE2<br>Alternate: TRACECLK, SPI3_SCK, SAI0_MCLK_0, ETH_MII_TXD3, EXMC_A23, EVENTOUT                         |
| PE3               | A1   | I/O                     | 5VT                      | Default: PE3<br>Alternate: TRACED0, SAI0_SD_1, EXMC_A19, EVENTOUT  |
| PE4               | B1   | I/O                     | 5VT                      | Default: PE4<br>Alternate: TRACED1, SPI3 NSS, SAI0_FS_0, EXMC_A20, DCI_D4, TLI_B0, EVENTOUT                          |
| PE5               | B2   | I/O                     | 5VT                      | Default: PE5<br>Alternate: TRACED2, TIMER8_CH0, SPI3_MISO, SAI0_SCK_0, SPI0_MISO, EXMC_A21, DCI_D6, TLI_G0, EVENTOUT |
| PE6               | B3   | I/O                     | 5VT                      | Default: PE6<br>Alternate: TRACED3, TIMER8_CH1, SPI3_MOSI, SAI0_SD_0, EXMC_A22, DCI_D7, TLI_G1, EVENTOUT             |
| VBAT              | C1   | P                       | -                        | Default: VBAT  |
| PI8               | D2   | I/O                     | 5VT                      | Default: PI8<br>Alternate: EVENTOUT<br>Additional: RTC_TAMP1, RTC_TAMP0, RTC_TS                                      |
| PC13-TAMPER-      | D1   | I/O                     | 5VT                      | Default: PC13<br>Alternate: SPI0_SCK, I2S1_CK, EVENTOUT<br>Additional: RTC_TAMP0, RTC_OUT, RTC_TS                    |

| GD32F527Ix BGA176 |      |                         |                          |  |
|-------------------|------|-------------------------|--------------------------|--|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| RTC               |      |                         |                          |  |
| PC14-OSC32IN      | E1   | I/O                     | 5VT                      | Default: PC14<br>Alternate: EVENTOUT<br>Additional: OSC32IN  |
| PC15-OSC32O UT    | F1   | I/O                     | 5VT                      | Default: PC15<br>Alternate: EVENTOUT<br>Additional: OSC32OUT   |
| PI9               | D3   | I/O                     | 5VT                      | Default: PI9<br>Alternate: CAN0_RX, EXMC_D30, TLI_VSYNC, EVENTOUT  |
| PI10              | E3   | I/O                     | 5VT                      | Default: PI10<br>Alternate: ETH_MII_RX_ER, EXMC_D31, TLI_HSYNC, EVENTOUT   |
| PI11              | E4   | I/O                     | 5VT                      | Default: PI11<br>Alternate: USBHS_ULPI_DIR, EVENTOUT   |
| VSS               | F2   | P                       | -                        | Default: VSS   |
| VDD               | F3   | P                       | -                        | Default: VDD   |
| PF0               | E2   | I/O                     | 5VT                      | Default: PF0<br>Alternate: I2C1_SDA, EXMC_A0, CTC_SYNC, I2C4_SDA, EVENTOUT   |
| PF1               | H3   | I/O                     | 5VT                      | Default: PF1<br>Alternate: I2C1_SCL, EXMC_A1, I2C4_SCL, EVENTOUT   |
| PF2               | H2   | I/O                     | 5VT                      | Default: PF2<br>Alternate: I2C1_SMBA, EXMC_A2, I2C4_SMBA, EVENTOUT   |
| PF3               | J2   | I/O                     | 5VT                      | Default: PF3<br>Alternate: I2C1_TXFRAME, SPI2_NSS, EXMC_A3, EVENTOUT<br>Additional: ADC2_IN9                       |
| PF4               | J3   | I/O                     | 5VT                      | Default: PF4<br>Alternate: EXMC_A4, EVENTOUT<br>Additional: ADC2_IN14  |
| PF5               | K3   | I/O                     | 5VT                      | Default: PF5<br>Alternate: EXMC_A5, EVENTOUT<br>Additional: ADC2_IN15  |
| VSS               | G2   | P                       | -                        | Default: VSS   |
| VDD               | G3   | P                       | -                        | Default: VDD   |
| PF6               | K2   | I/O                     | 5VT                      | Default: PF6<br>Alternate: TIMER9_CH0, SPI4_NSS, SAI0_SD_1, UART6_RX, EXMC_NIORD, EVENTOUT<br>Additional: ADC2_IN4 |
| PF7               | K1   | I/O                     | 5VT                      | Default: PF7<br>Alternate: TIMER10_CH0, SPI4_SCK, SAI0_MCLK_1, UART6_TX, EXMC_NREG, EVENTOUT                       |

| GD32F527Ix BGA176 |      |                         |                          |  |
|-------------------|------|-------------------------|--------------------------|--|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
|                   |      |                         |                          | Additional: ADC2_IN5   |
| PF8               | L3   | I/O                     | 5VT                      | Default: PF8<br>Alternate: SPI4_MISO, SAI0_SCK_1, TIMER12_CH0, EXMC_NIOWR, EVENTOUT<br>Additional: ADC2_IN6                      |
| PF9               | L2   | I/O                     | 5VT                      | Default: PF9<br>Alternate: SPI4_MOSI, SAI0_FS_1, TIMER13_CH0, EXMC_CD, EVENTOUT<br>Additional: ADC2_IN7                          |
| PF10              | L1   | I/O                     | 5VT                      | Default: PF10<br>Alternate: EXMC_INTR, DCI_D11, TLI_DE, I2C5_SMBA, EVENTOUT<br>Additional: ADC2_IN8                              |
| PH0/OSCIN         | G1   | I/O                     | 5VT                      | Default: PH0, OSCIN<br>Alternate: EVENTOUT<br>Additional: OSCIN  |
| PH1/OSCOUT        | H1   | I/O                     | 5VT                      | Default: PH1, OSCOUT<br>Alternate: EVENTOUT<br>Additional: OSCOUT  |
| NRST              | J1   | -                       | -                        | Default: NRST  |
| PC0               | M2   | I/O                     | 5VT                      | Default: PC0<br>Alternate: SAI0_MCLK_1, USBHS_ULPI_STP, EXMC_SDNWE, TIMER7_CH2_ON, EVENTOUT<br>Additional: ADC012_IN10           |
| PC1               | M3   | I/O                     | 5VT                      | Default: PC1<br>Alternate: SPI2_MOSI, I2S2_SD, SAI0_SD_0, SPI1_MOSI, I2S1_SD, ETH_MDC, EVENTOUT<br>Additional: ADC012_IN11       |
| PC2               | M4   | I/O                     | 5VT                      | Default: PC2<br>Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR, ETH_MII_TXD2, EXMC_SDNE0, EVENTOUT<br>Additional: ADC012_IN12 |
| PC3               | M5   | I/O                     | 5VT                      | Default: PC3<br>Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT, ETH_MII_TX_CLK, EXMC_SDCKE0, EVENTOUT<br>Additional: ADC012_IN13  |
| VSSA              | M1   | P                       | -                        | Default: VSSA  |
| VREFN             | N1   | P                       | -                        | Default: VREFN   |
| VREFP             | P1   | P                       | -                        | Default: VREFP   |
| VDDA              | R1   | P                       | -                        | Default: VDDA  |
| PA0-WKUP          | N3   | I/O                     | 5VT                      | Default: PA0<br>Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI, USART1_CTS, USART3_TX, ETH_MII_CRS,                   |

| GD32F527Ix BGA176 |      |                         |                          |   |
|-------------------|------|-------------------------|--------------------------|---|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description   |
|                   |      |                         |                          | EVENTOUT<br>Additional: ADC012_IN0, WKUP  |
| PA1               | N2   | I/O                     | 5VT                      | Default: PA1<br>Alternate: TIMER1_CH1, TIMER4_CH1, SPI3_MOSI, USART1 RTS, UART3_RX, ETH_MII_RX_CLK, ETH_RMII_REF_CLK, EVENTOUT<br>Additional: ADC012_IN1                        |
| PA2               | P2   | I/O                     | 5VT                      | Default: PA2<br>Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0, I2S_CKIN, USART1_TX, ETH_MDIO, EVENTOUT<br>Additional: ADC012_IN2  |
| PH2               | F4   | I/O                     | 5VT                      | Default: PH2<br>Alternate: ETH_MII_CRS, EXMC_SDCKE0, TLI_R0, EVENTOUT   |
| PH3               | G4   | I/O                     | 5VT                      | Default: PH3<br>Alternate: ETH_MII_COL, EXMC_SDNE0, TLI_R1, I2C1_TXFRAME, EVENTOUT  |
| PH4               | H4   | I/O                     | 5VT                      | Default: PH4<br>Alternate: I2C1_SCL, USBHS_ULPI_NXT, SPI5_IO3, SPI5_SCK, EVENTOUT   |
| PH5               | J4   | I/O                     | 5VT                      | Default: PH5<br>Alternate: I2C1_SDA, SPI4_NSS, EXMC_SDNWE, EVENTOUT   |
| PA3               | R2   | I/O                     | 5VT                      | Default: PA3<br>Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1, I2S1_MCK, SAI0_FS_0, USART1_RX, USBHS_ULPI_D0, ETH_MII_COL, TLI_B5, I2C3_SDA, EVENTOUT<br>Additional: ADC012_IN3 |
| NC                | L4   | -                       | -                        | -   |
| VDD               | K4   | P                       | -                        | Default: VDD  |
| PA4               | N4   | I/O                     |                          | Default: PA4<br>Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK, USBHS_SOF, DCI_HSYNC, TLI_VSYNC, TIMER7_CH1_ON, EVENTOUT<br>Additional: ADC01_IN4, DAC0_OUT0                 |
| PA5               | P4   | I/O                     |                          | Default: PA5<br>Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON, SPI0_SCK, USBHS_ULPI_CK, EVENTOUT<br>Additional: ADC01_IN5, DAC0_OUT1   |
| PA6               | P3   | I/O                     | 5VT                      | Default: PA6<br>Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN, SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD, DCI_PIXCLK, TLI_G2, SPI4_NSS, EVENTOUT                           |

| GD32F527Ix BGA176 |      |                         |                          |   |
|-------------------|------|-------------------------|--------------------------|---|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description   |
|                   |      |                         |                          | Additional: ADC01_IN6   |
| PA7               | R3   | I/O                     | 5VT                      | Default: PA7<br>Alternate: TIMER0_CH0_ON, TIMER2_CH1,<br>TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0,<br>ETH_MII_RX_DV, ETH_RMII_CRS_DV, EXMC_SDNWE,<br>EVENTOUT<br>Additional: ADC01_IN7               |
| PC4               | N5   | I/O                     | 5VT                      | Default: PC4<br>Alternate: ETH_MII_RXD0, ETH_RMII_RXD0,<br>EXMC_SDNE0, EVENTOUT<br>Additional: ADC01_IN14   |
| PC5               | P5   | I/O                     | 5VT                      | Default: PC5<br>Alternate: USART2_RX, ETH_MII_RXD1, ETH_RMII_RXD1,<br>EXMC_SDCKE0, EVENTOUT<br>Additional: ADC01_IN15   |
| PB0               | R5   | I/O                     | 5VT                      | Default: PB0<br>Alternate: TIMER0_CH1_ON, TIMER2_CH2,<br>TIMER7_CH1_ON, SPI4_SCK, SPI2_MOSI, I2S2_SD,<br>TLI_R3, USBHS_ULPI_D1, ETH_MII_RXD2, SDIO_D1,<br>EVENTOUT<br>Additional: ADC01_IN8, IREF |
| PB1               | R4   | I/O                     | 5VT                      | Default: PB1<br>Alternate: TIMER0_CH2_ON, TIMER2_CH3,<br>TIMER7_CH2_ON, SPI4_NSS, TLI_R6, USBHS_ULPI_D2,<br>ETH_MII_RXD3, SDIO_D2, EVENTOUT, TIMER0_CH2<br>Additional: ADC01_IN9                  |
| PB2               | M6   | I/O                     | 5VT                      | Default: BOOT1<br>Alternate: TIMER1_CH3, SAI0_SD_0, SPI2_MOSI, I2S2_SD,<br>USBHS_ULPI_D4, SDIO_CK, EVENTOUT   |
| PF11              | R6   | I/O                     | 5VT                      | Default: PF11<br>Alternate: SPI4_MOSI, EXMC_SDNRAS, DCI_D12,<br>I2C5_SCL, EVENTOUT  |
| PF12              | P6   | I/O                     | 5VT                      | Default: PF12<br>Alternate: EXMC_A6, I2C5_SDA, EVENTOUT   |
| VSS               | M8   | P                       | -                        | Default: VSS  |
| VDD               | N8   | P                       | -                        | Default: VDD  |
| PF13              | N6   | I/O                     | 5VT                      | Default: PF13<br>Alternate: EXMC_A7, I2C3_SMBA, EVENTOUT  |
| PF14              | R7   | I/O                     | 5VT                      | Default: PF14<br>Alternate: EXMC_A8, I2C3_SCL, SPI1_MOSI, EVENTOUT  |
| PF15              | P7   | I/O                     | 5VT                      | Default: PF15<br>Alternate: EXMC_A9, I2C3_SDA, TIMER0_CH3,<br>EVENTOUT  |

| GD32F527Ix BGA176 |      |                         |                          |   |
|-------------------|------|-------------------------|--------------------------|---|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description   |
| PG0               | N7   | I/O                     | 5VT                      | Default: PG0<br>Alternate: EXMC_A10, I2C3_SDA, TIMER0_CH3_ON, EVENTOUT  |
| PG1               | M7   | I/O                     | 5VT                      | Default: PG1<br>Alternate: EXMC_A11, I2C3_SCL, TIMER7_CH2, EVENTOUT   |
| PE7               | R8   | I/O                     | 5VT                      | Default: PE7<br>Alternate: TIMER0_ETI, UART6_RX, EXMC_D4, TIMER0_CH1, EVENTOUT  |
| PE8               | P8   | I/O                     | 5VT                      | Default: PE8<br>Alternate: TIMER0_CH0_ON, UART6_TX, EXMC_D5, SPI5_IO2, USART2_TX, EVENTOUT  |
| PE9               | P9   | I/O                     | 5VT                      | Default: PE9<br>Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT  |
| VSS               | M9   | P                       | -                        | Default: VSS  |
| VDD               | N9   | P                       | -                        | Default: VDD  |
| PE10              | R9   | I/O                     | 5VT                      | Default: PE10<br>Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT  |
| PE11              | P10  | I/O                     | 5VT                      | Default: PE11<br>Alternate: TIMER0_CH1, SPI3_NSS, SPI4_NSS, EXMC_D8, TLI_G3, EVENTOUT   |
| PE12              | R10  | I/O                     | 5VT                      | Default: PE12<br>Alternate: TIMER0_CH2_ON, SPI3_SCK, SPI4_SCK, EXMC_D9, TLI_B4, EVENTOUT  |
| PE13              | N11  | I/O                     | 5VT                      | Default: PE13<br>Alternate: TIMER0_CH2, SPI3_MISO, SPI4_MISO, EXMC_D10, TLI_DE, EVENTOUT  |
| PE14              | P11  | I/O                     | 5VT                      | Default: PE14<br>Alternate: TIMER0_CH3, SPI3_MOSI, SPI4_MOSI, EXMC_D11, TLI_PIXCLK, EVENTOUT  |
| PE15              | R11  | I/O                     | 5VT                      | Default: PE15<br>Alternate: TIMER0_BRKIN, EXMC_D12, TLI_R7, EVENTOUT  |
| PB10              | R12  | I/O                     | 5VT                      | Default: PB10<br>Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK, I2S2_MCK, USART2_TX, USBHS_ULPI_D3, ETH_MII_RX_ER, SDIO_D7, TLI_G4, EVENTOUT |
| PB11              | R13  | I/O                     | 5VT                      | Default: PB11<br>Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX, USBHS_ULPI_D4, ETH_MII_TX_EN, ETH_RMII_TX_EN, TLI_G5, EVENTOUT             |
| NC                | M10  | -                       | -                        | -   |

| GD32F527Ix BGA176 |      |                         |                          |  |
|-------------------|------|-------------------------|--------------------------|--|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| VDD               | N10  | P                       | -                        | Default: VDD   |
| PH6               | M11  | I/O                     | 5VT                      | Default: PH6<br>Alternate: I2C1_SMBA, SPI4_SCK, TIMER11_CH0,<br>ETH_MII_RXD2, EXMC_SDNE1, DCI_D8, EVENTOUT   |
| PH7               | N12  | I/O                     | 5VT                      | Default: PH7<br>Alternate: I2C2_SCL, SPI4_MISO, ETH_MII_RXD3,<br>EXMC_SDCKE1, DCI_D9, EVENTOUT   |
| PH8               | M12  | I/O                     | 5VT                      | Default: PH8<br>Alternate: I2C2_SDA, EXMC_D16, DCI_HSYNC, TLI_R2,<br>I2C3_SMBA, EVENTOUT   |
| PH9               | M13  | I/O                     | 5VT                      | Default: PH9<br>Alternate: I2C2_SMBA, TIMER11_CH1, EXMC_D17,<br>DCI_D0, TLI_R3, EVENTOUT   |
| PH10              | L13  | I/O                     | 5VT                      | Default: PH10<br>Alternate: TIMER4_CH0, EXMC_D18, DCI_D1, TLI_R4,<br>I2C2_TXFRAME, EVENTOUT  |
| PH11              | L12  | I/O                     | 5VT                      | Default: PH11<br>Alternate: TIMER4_CH1, EXMC_D19, DCI_D2, TLI_R5,<br>I2C3_SCL, EVENTOUT  |
| PH12              | K12  | I/O                     | 5VT                      | Default: PH12<br>Alternate: TIMER4_CH2, EXMC_D20, DCI_D3, TLI_R6,<br>I2C3_SDA, EVENTOUT  |
| VSS               | H12  | P                       | -                        | Default: VSS   |
| VDD               | J12  | P                       | -                        | Default: VDD   |
| PB12              | P12  | I/O                     | 5VT                      | Default: PB12<br>Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS,<br>I2S1_WS, SPI3_NSS, USART2_CK, CAN1_RX,<br>USBHS_ULPI_D5, ETH_MII_TXD0, ETH_RMII_TXD0,<br>USBHS_ID, SPI5_MISO, EVENTOUT           |
| PB13              | P13  | I/O                     | 5VT                      | Default: PB13<br>Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK,<br>SPI3_SCK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6,<br>ETH_MII_TXD1, ETH_RMII_TXD1, I2C1_TXFRAME,<br>EVENTOUT<br>Additional: USBHS_VBUS |
| PB14              | R14  | I/O                     | 5VT                      | Default: PB14<br>Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON,<br>SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0,<br>USBHS_DM, EVENTOUT  |
| PB15              | R15  | I/O                     | 5VT                      | Default: PB15<br>Alternate: RTC_REFIN, TIMER0_CH2_ON,<br>TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1,   |

| GD32F527Ix BGA176 |      |                         |                          |  |
|-------------------|------|-------------------------|--------------------------|--|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
|                   |      |                         |                          | USBHS_DP, EVENTOUT   |
| PD8               | P15  | I/O                     | 5VT                      | Default: PD8<br>Alternate: USART2_TX, EXMC_D13, EVENTOUT                                     |
| PD9               | P14  | I/O                     | 5VT                      | Default: PD9<br>Alternate: USART2_RX, EXMC_D14, SPI2_NSS, EVENTOUT                           |
| PD10              | N15  | I/O                     | 5VT                      | Default: PD10<br>Alternate: USART2_CK, EXMC_D15, TLI_B3, SPI5_SCK, EVENTOUT                  |
| PD11              | N14  | I/O                     | 5VT                      | Default: PD11<br>Alternate: USART2_CTS, EXMC_A16, EXMC_CLE, EVENTOUT                         |
| PD12              | N13  | I/O                     | 5VT                      | Default: PD12<br>Alternate: TIMER3_CH0, USART2_RTS, EXMC_A17, EXMC_ALE, TIMER0_CH1, EVENTOUT |
| PD13              | M15  | I/O                     | 5VT                      | Default: PD13<br>Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT                                   |
| VDD               | J13  | P                       | -                        | Default: VDD   |
| PD14              | M14  | I/O                     | 5VT                      | Default: PD14<br>Alternate: TIMER3_CH2, EXMC_D0, TIMER7_CH1, EVENTOUT                        |
| PD15              | L14  | I/O                     | 5VT                      | Default: PD15<br>Alternate: TIMER3_CH3, EXMC_D1, CTC_SYNC, USART2_RX, EVENTOUT               |
| PG2               | L15  | I/O                     | 5VT                      | Default: PG2<br>Alternate: EXMC_A12, EVENTOUT  |
| PG3               | K15  | I/O                     | 5VT                      | Default: PG3<br>Alternate: EXMC_A13, EVENTOUT  |
| PG4               | K14  | I/O                     | 5VT                      | Default: PG4<br>Alternate: EXMC_A14, SPI5_NSS, EVENTOUT                                      |
| PG5               | K13  | I/O                     | 5VT                      | Default: PG5<br>Alternate: EXMC_A15, EVENTOUT  |
| PG6               | J15  | I/O                     | 5VT                      | Default: PG6<br>Alternate: EXMC_INT2, DCI_D12, TLI_R7, I2C4_SMBA, EVENTOUT                   |
| PG7               | J14  | I/O                     | 5VT                      | Default: PG7<br>Alternate: USART5_CK, EXMC_INT3, DCI_D13, TLI_PIXCLK, I2C4_SCL, EVENTOUT     |
| PG8               | H14  | I/O                     | 5VT                      | Default: PG8<br>Alternate: SPI5_NSS, USART5_RTS, ETH_PPS_OUT, EXMC_SDCLK, I2C4_SDA, EVENTOUT |
| VSS               | G12  | P                       | -                        | Default: VSS   |

| GD32F527Ix BGA176 |      |                         |                          |  |
|-------------------|------|-------------------------|--------------------------|--|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| VDD               | H13  | P                       | -                        | Default: VDD   |
| PC6               | H15  | I/O                     | 5VT                      | Default: PC6<br>Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK, USART5_TX, SDIO_D6, DCI_D0, TLI_HSYNC, TIMER7_CH0_ON, EVENTOUT                    |
| PC7               | G15  | I/O                     | 5VT                      | Default: PC7<br>Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, TLI_G6, EVENTOUT                   |
| PC8               | G14  | I/O                     | 5VT                      | Default: PC8<br>Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2, USART5_CK, SDIO_D0, DCI_D2, EVENTOUT   |
| PC9               | F14  | I/O                     | 5VT                      | Default: PC9<br>Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3, I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, TIMER0_CH1_ON, EVENTOUT                       |
| PA8               | F15  | I/O                     | 5VT                      | Default: PA8<br>Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL, USART0_CK, USBFS_SOF, SDIO_D1, TLI_R6, CTC_SYNC, EVENTOUT                            |
| PA9               | E15  | I/O                     | 5VT                      | Default: PA9<br>Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK, SAI0_SD_1, USART0_TX, SDIO_D2, DCI_D0, EVENTOUT<br>Additional: USBFS_VBUS |
| PA10              | D15  | I/O                     | 5VT                      | Default: PA10<br>Alternate: TIMER0_CH2, SPI4_MOSI, USART0_RX, USBFS_ID, DCI_D1, I2C2_TXFRAME, EVENTOUT   |
| PA11              | C15  | I/O                     | 5VT                      | Default: PA11<br>Alternate: TIMER0_CH3, SPI3_MISO, USART0_CTS, USART5_TX, CAN0_RX, USBFS_DM, TLI_R4, EVENTOUT                                  |
| PA12              | B15  | I/O                     | 5VT                      | Default: PA12<br>Alternate: TIMER0_ETI, SPI4_MISO, USART0_RTS, USART5_RX, CAN0_TX, USBFS_DP, TLI_R5, EVENTOUT                                  |
| PA13              | A15  | I/O                     | 5VT                      | Default: JTMS, SWDIO, PA13<br>Alternate: EVENTOUT  |
| NC                | F13  | -                       | -                        | -  |
| VSS               | F12  | P                       | -                        | Default: VSS   |
| VDD               | G13  | P                       | -                        | Default: VDD   |
| PH13              | E12  | I/O                     | 5VT                      | Default: PH13<br>Alternate: TIMER7_CH0_ON, CAN0_TX, EXMC_D21, TLI_G2, EVENTOUT   |
| PH14              | E13  | I/O                     | 5VT                      | Default: PH14  |

| GD32F527Ix BGA176 |      |                         |                          |   |
|-------------------|------|-------------------------|--------------------------|---|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description   |
|                   |      |                         |                          | Alternate: TIMER7_CH1_ON, EXMC_D22, DCI_D4, TLI_G3, I2C5_SCL, EVENTOUT                                    |
| PH15              | D13  | I/O                     | 5VT                      | Default: PH15<br>Alternate: TIMER7_CH2_ON, EXMC_D23, DCI_D11, TLI_G4, I2C5_SDA, EVENTOUT                  |
| PI0               | E14  | I/O                     | 5VT                      | Default: PI0<br>Alternate: TIMER4_CH3, SPI1 NSS, I2S1_WS, EXMC_D24, DCI_D13, TLI_G5, SPI1 NSS, EVENTOUT   |
| PI1               | D14  | I/O                     | 5VT                      | Default: PI1<br>Alternate: SPI1_SCK, I2S1_CK, EXMC_D25, DCI_D8, TLI_G6, SPI1 NSS, EVENTOUT                |
| PI2               | C14  | I/O                     | 5VT                      | Default: PI2<br>Alternate: TIMER7_CH3, SPI1_MISO, I2S1_ADD_SD, EXMC_D26, DCI_D9, TLI_G7, EVENTOUT         |
| PI3               | C13  | I/O                     | 5VT                      | Default: PI3<br>Alternate: TIMER7_ETI, SPI1_MOSI, I2S1_SD, EXMC_D27, DCI_D10, TIMER0_CH0, EVENTOUT        |
| VSS               | D9   | P                       | -                        | Default: VSS  |
| VDD               | C9   | P                       | -                        | Default: VDD  |
| PA14              | A14  | I/O                     | 5VT                      | Default: JTCK, SWCLK, PA14<br>Alternate: EVENTOUT   |
| PA15              | A13  | I/O                     | 5VT                      | Default: JTDI/PA15<br>Alternate: TIMER1_CH0, TIMER1_ETI, SPI0 NSS, SPI2 NSS, I2S2_WS, USART0_TX, EVENTOUT |
| PC10              | B14  | I/O                     | 5VT                      | Default: PC10<br>Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDIO_D2, DCI_D8, TLI_R2, EVENTOUT     |
| PC11              | B13  | I/O                     | 5VT                      | Default: PC11<br>Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT        |
| PC12              | A12  | I/O                     | 5VT                      | Default: PC12<br>Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT  |
| PD0               | B12  | I/O                     | 5VT                      | Default: PD0<br>Alternate: SPI3_MISO, SPI2_MOSI, I2S2_SD, CAN0_RX, EXMC_D2, EVENTOUT                      |
| PD1               | C12  | I/O                     | 5VT                      | Default: PD1<br>Alternate: SPI1 NSS, I2S1_WS, CAN0_TX, EXMC_D3, TIMER7_CH3_ON, EVENTOUT                   |
| PD2               | D12  | I/O                     | 5VT                      | Default: PD2<br>Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11, EVENTOUT                              |

| GD32F527Ix BGA176 |      |                         |                          |  |
|-------------------|------|-------------------------|--------------------------|--|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| PD3               | D11  | I/O                     | 5VT                      | Default: PD3<br>Alternate: TRACED1, SPI1_SCK, I2S1_CK, USART1_CTS, EXMC_CLK, DCI_D5, TLI_G7, EVENTOUT                          |
| PD4               | D10  | I/O                     | 5VT                      | Default: PD4<br>Alternate: USART1_RTS, EXMC_NOE, EVENTOUT, I2C3_SCL  |
| PD5               | C11  | I/O                     | 5VT                      | Default: PD5<br>Alternate: USART1_TX, EXMC_NWE, EVENTOUT   |
| VSS               | D8   | P                       | -                        | Default: VSS   |
| VDD               | C8   | P                       | -                        | Default: VDD   |
| PD6               | B11  | I/O                     | 5VT                      | Default: PD6<br>Alternate: SPI2_MOSI, I2S2_SD, SAI0_SD_0, USART1_RX, EXMC_NWAIT, DCI_D10, TLI_B2, TIMER0_CH2_ON, EVENTOUT      |
| PD7               | A11  | I/O                     | 5VT                      | Default: PD7<br>Alternate: USART1_CK, EXMC_NE0, EXMC_NCE2, EVENTOUT  |
| PG9               | C10  | I/O                     | 5VT                      | Default: PG9<br>Alternate: USART5_RX, EXMC_NE1, EXMC_NCE3, DCI_VSYNC, EVENTOUT   |
| PG10              | B10  | I/O                     | 5VT                      | Default: PG10<br>Alternate: SPI5_IO2, TLI_G3, EXMC_NCE3_0, EXMC_NE2, DCI_D2, TLI_B2, EVENTOUT                                  |
| PG11              | B9   | I/O                     | 5VT                      | Default: PG11<br>Alternate: SPI5_IO3, SPI3_SCK, ETH_MII_TX_EN, ETH_RMII_TX_EN, EXMC_NCE3_1, DCI_D3, TLI_B3, EVENTOUT           |
| PG12              | B8   | I/O                     | 5VT                      | Default: PG12<br>Alternate: SPI5_MISO, SPI3_MISO, USART5_RTS, TLI_B4, EXMC_NE3, TLI_B1, EVENTOUT                               |
| PG13              | A8   | I/O                     | 5VT                      | Default: PG13<br>Alternate: TRACED2, SPI5_SCK, SPI3_MOSI, USART5_CTS, ETH_MII_TXD0, ETH_RMII_TXD0, EXMC_A24, EVENTOUT          |
| PG14              | A7   | I/O                     | 5VT                      | Default: PG14<br>Alternate: TRACED3, SPI5_MOSI, SPI3_NSS, USART5_TX, ETH_MII_TXD1, ETH_RMII_TXD1, EXMC_A25, I2C4_SCL, EVENTOUT |
| VSS               | D7   | P                       | -                        | Default: VSS   |
| VDD               | C7   | P                       | -                        | Default: VDD   |
| PG15              | B7   | I/O                     | 5VT                      | Default: PG15<br>Alternate: USART5_CTS, EXMC_SDNCAS, DCI_D13,  |

| GD32F527Ix BGA176 |      |                         |                          |  |
|-------------------|------|-------------------------|--------------------------|--|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
|                   |      |                         |                          | I2C5_SMBA, EVENTOUT  |
| PB3               | A10  | I/O                     | 5VT                      | Default: JTDO, PB3<br>Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK, SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT  |
| PB4               | A9   | I/O                     | 5VT                      | Default: NJTRST<br>Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO, I2S2_ADD_SD, I2C2_SDA, SDIO_D0, I2C0_TXFRAME, TIMER7_CH0, EVENTOUT                                 |
| PB5               | A6   | I/O                     | 5VT                      | Default: PB5<br>Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7, ETH_PPS_OUT, EXMC_SDCKE1, DCI_D10, SPI0_NSS, EVENTOUT     |
| PB6               | B6   | I/O                     | 5VT                      | Default: PB6<br>Alternate: TIMER3_CH0, I2C0_SCL, SPI5_MOSI, USART0_TX, CAN1_TX, EXMC_SDNE1, DCI_D5, EVENTOUT   |
| PB7               | B5   | I/O                     | 5VT                      | Default: PB7<br>Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX, EXMC_NL, EXMC_NADV, DCI_VSYNC, EVENTOUT  |
| BOOT0             | D6   | I/O                     | 5VT                      | Default: BOOT0   |
| PB8               | A5   | I/O                     | 5VT                      | Default: PB8<br>Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2, TIMER9_CH0, I2C0_SCL, SPI5_NSS, SPI4_MOSI, CAN0_RX, ETH_MII_TXD3, SDIO_D4, DCI_D6, TLI_B6, EVENTOUT |
| PB9               | B4   | I/O                     | 5VT                      | Default: PB9<br>Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0, I2C0_SDA, SPI1_NSS, I2S1_WS, SAI0_FS_1, CAN0_TX, SDIO_D5, DCI_D7, TLI_B7, EVENTOUT                 |
| PE0               | A4   | I/O                     | 5VT                      | Default: PE0<br>Alternate: TIMER3_ETI, SPI0_MOSI, UART7_RX, EXMC_NBL0, DCI_D2, EVENTOUT  |
| PE1               | A3   | I/O                     | 5VT                      | Default: PE1<br>Alternate: TIMER0_CH1_ON, UART7_TX, EXMC_NBL1, DCI_D3, TIMER7_CH3, EVENTOUT  |
| VSS               | D5   | P                       | -                        | Default: VSS   |
| PDR_ON            | C6   | P                       | -                        | Default: PDR_ON <sup>(3)</sup>   |
| VDD               | C5   | P                       | -                        | Default: VDD   |
| PI4               | D4   | I/O                     | 5VT                      | Default: PI4<br>Alternate: TIMER7_BRKIN, SPI4_MOSI, EXMC_NBL2,   |

| GD32F527Ix BGA176 |      |                         |                          |  |
|-------------------|------|-------------------------|--------------------------|--|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
|                   |      |                         |                          | DCI_D5, TLI_B4, EVENTOUT   |
| PI5               | C4   | I/O                     | 5VT                      | Default: PI5<br>Alternate: TIMER7_CH0, EXMC_NBL3, DCI_VSYNC, TLI_B5, SPI2_MOSI, I2C5_SCL, EVENTOUT |
| PI6               | C3   | I/O                     | 5VT                      | Default: PI6<br>Alternate: TIMER7_CH1, EXMC_D28, DCI_D6, TLI_B6, EVENTOUT                          |
| PI7               | C2   | I/O                     | 5VT                      | Default: PI7<br>Alternate: TIMER7_CH2, EXMC_D29, DCI_D7, TLI_B7, I2C5_SDA, EVENTOUT                |

**Notes:**

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) PDR\_ON pin should be pulled up to VDD, refer to [Figure 4-2. Recommended PDR\\_ON pin circuit](#).

### 2.6.3. GD32F527Zx LQFP144 pin definitions

**Table 2-6. GD32F527Zx LQFP144 pin definitions**

| GD32F527Zx LQFP144 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| PE2                | 1    | I/O                     | 5VT                      | Default: PE2<br>Alternate: TRACECLK, SPI3_SCK, SAI0_MCLK_0, ETH_MII_TXD3, EXMC_A23, EVENTOUT                         |
| PE3                | 2    | I/O                     | 5VT                      | Default: PE3<br>Alternate: TRACED0, SAI0_SD_1, EXMC_A19, EVENTOUT  |
| PE4                | 3    | I/O                     | 5VT                      | Default: PE4<br>Alternate: TRACED1, SPI3 NSS, SAI0_FS_0, EXMC_A20, DCI_D4, TLI_B0, EVENTOUT                          |
| PE5                | 4    | I/O                     | 5VT                      | Default: PE5<br>Alternate: TRACED2, TIMER8_CH0, SPI3_MISO, SAI0_SCK_0, SPI0_MISO, EXMC_A21, DCI_D6, TLI_G0, EVENTOUT |
| PE6                | 5    | I/O                     | 5VT                      | Default: PE6<br>Alternate: TRACED3, TIMER8_CH1, SPI3_MOSI, SAI0_SD_0, EXMC_A22, DCI_D7, TLI_G1, EVENTOUT             |
| VBAT               | 6    | P                       | -                        | Default: VBAT  |
| PC13-TAMPER-RTC    | 7    | I/O                     | 5VT                      | Default: PC13<br>Alternate: SPI0_SCK, I2S1_CK, EVENTOUT<br>Additional: RTC_TAMP0, RTC_OUT, RTC_TS                    |
| PC14-              | 8    | I/O                     | 5VT                      | Default: PC14  |

| GD32F527Zx LQFP144 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| OSC32IN            |      |                         |                          | Alternate: EVENTOUT<br>Additional: OSC32IN   |
| PC15-OSC32O UT     | 9    | I/O                     | 5VT                      | Default: PC15<br>Alternate: EVENTOUT<br>Additional: OSC32OUT   |
| PF0                | 10   | I/O                     | 5VT                      | Default: PF0<br>Alternate: I2C1_SDA, EXMC_A0, CTC_SYNC, I2C4_SDA, EVENTOUT   |
| PF1                | 11   | I/O                     | 5VT                      | Default: PF1<br>Alternate: I2C1_SCL, EXMC_A1, I2C4_SCL, EVENTOUT   |
| PF2                | 12   | I/O                     | 5VT                      | Default: PF2<br>Alternate: I2C1_SMBA, EXMC_A2, I2C4_SMBA, EVENTOUT   |
| PF3                | 13   | I/O                     | 5VT                      | Default: PF3<br>Alternate: I2C1_TXFRAME, SPI2_NSS, EXMC_A3, EVENTOUT<br>Additional: ADC2_IN9                         |
| PF4                | 14   | I/O                     | 5VT                      | Default: PF4<br>Alternate: EXMC_A4, EVENTOUT<br>Additional: ADC2_IN14  |
| PF5                | 15   | I/O                     | 5VT                      | Default: PF5<br>Alternate: EXMC_A5, EVENTOUT<br>Additional: ADC2_IN15  |
| VSS                | 16   | P                       | -                        | Default: VSS   |
| VDD                | 17   | P                       | -                        | Default: VDD   |
| PF6                | 18   | I/O                     | 5VT                      | Default: PF6<br>Alternate: TIMER9_CH0, SPI4_NSS, SAI0_SD_1, UART6_RX, EXMC_NIORD, EVENTOUT<br>Additional: ADC2_IN4   |
| PF7                | 19   | I/O                     | 5VT                      | Default: PF7<br>Alternate: TIMER10_CH0, SPI4_SCK, SAI0_MCLK_1, UART6_TX, EXMC_NREG, EVENTOUT<br>Additional: ADC2_IN5 |
| PF8                | 20   | I/O                     | 5VT                      | Default: PF8<br>Alternate: SPI4_MISO, SAI0_SCK_1, TIMER12_CH0, EXMC_NIOWR, EVENTOUT<br>Additional: ADC2_IN6          |
| PF9                | 21   | I/O                     | 5VT                      | Default: PF9<br>Alternate: SPI4_MOSI, SAI0_FS_1, TIMER13_CH0, EXMC_CD, EVENTOUT<br>Additional: ADC2_IN7              |
| PF10               | 22   | I/O                     | 5VT                      | Default: PF10<br>Alternate: EXMC_INTR, DCI_D11, TLI_DE, I2C5_SMBA, EVENTOUT<br>Additional: ADC2_IN8                  |

| GD32F527Zx LQFP144 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| PH0/OSCI N         | 23   | I/O                     | 5VT                      | Default: PH0, OSCIN<br>Alternate: EVENTOUT<br>Additional: OSCIN  |
| PH1/OSC OUT        | 24   | I/O                     | 5VT                      | Default: PH1, OSCOUT<br>Alternate: EVENTOUT<br>Additional: OSCOUT  |
| NRST               | 25   | -                       | -                        | Default: NRST  |
| PC0                | 26   | I/O                     | 5VT                      | Default: PC0<br>Alternate: SAI0_MCLK_1, USBHS_ULPI_STP, EXMC_SDNWE, TIMER7_CH2_ON, EVENTOUT<br>Additional: ADC012_IN10                                   |
| PC1                | 27   | I/O                     | 5VT                      | Default: PC1<br>Alternate: SPI2_MOSI, I2S2_SD, SAI0_SD_0, SPI1_MOSI, I2S1_SD, ETH_MDC, EVENTOUT<br>Additional: ADC012_IN11                               |
| PC2                | 28   | I/O                     | 5VT                      | Default: PC2<br>Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR, ETH_MII_TXD2, EXMC_SDNE0, EVENTOUT<br>Additional: ADC012_IN12                         |
| PC3                | 29   | I/O                     | 5VT                      | Default: PC3<br>Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT, ETH_MII_TX_CLK, EXMC_SDCKE0, EVENTOUT<br>Additional: ADC012_IN13                          |
| VDD                | 30   | P                       | -                        | Default: VDD   |
| VSSA               | 31   | P                       | -                        | Default: VSSA  |
| VREFP              | 32   | P                       | -                        | Default: VREFP   |
| VDDA               | 33   | P                       | -                        | Default: VDDA  |
| PA0-WKUP           | 34   | I/O                     | 5VT                      | Default: PA0<br>Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI, USART1_CTS, UART3_RX, ETH_MII_CRS, EVENTOUT<br>Additional: ADC012_IN0, WKUP   |
| PA1                | 35   | I/O                     | 5VT                      | Default: PA1<br>Alternate: TIMER1_CH1, TIMER4_CH1, SPI3_MOSI, USART1_RTS, UART3_RX, ETH_MII_RX_CLK, ETH_RMII_REF_CLK, EVENTOUT<br>Additional: ADC012_IN1 |
| PA2                | 36   | I/O                     | 5VT                      | Default: PA2<br>Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0, I2S_CKIN, USART1_TX, ETH_MDIO, EVENTOUT<br>Additional: ADC012_IN2                         |
| PA3                | 37   | I/O                     | 5VT                      | Default: PA3<br>Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,   |

| GD32F527Zx LQFP144 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
|                    |      |                         |                          | I2S1_MCK, SAI0_FS_0, USART1_RX, USBHS_ULPI_D0,<br>ETH_MII_COL, TLI_B5, I2C3_SDA, EVENTOUT<br>Additional: ADC012_IN3  |
| VSS                | 38   | P                       | -                        | Default: VSS   |
| VDD                | 39   | P                       | -                        | Default: VDD   |
| PA4                | 40   | I/O                     |                          | Default: PA4<br>Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,<br>USBHS_SOF, DCI_HSYNC, TLI_VSYNC, TIMER7_CH1_ON,<br>EVENTOUT<br>Additional: ADC01_IN4, DAC0_OUT0                          |
| PA5                | 41   | I/O                     |                          | Default: PA5<br>Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,<br>SPI0_SCK, USBHS_ULPI_CK, EVENTOUT<br>Additional: ADC01_IN5, DAC0_OUT1   |
| PA6                | 42   | I/O                     | 5VT                      | Default: PA6<br>Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN,<br>SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD,<br>DCI_PIXCLK, TLI_G2, SPI4_NSS, EVENTOUT<br>Additional: ADC01_IN6           |
| PA7                | 43   | I/O                     | 5VT                      | Default: PA7<br>Alternate: TIMER0_CH0_ON, TIMER2_CH1, TIMER7_CH0_ON,<br>SPI0_MOSI, TIMER13_CH0, ETH_MII_RX_DV,<br>ETH_RMII_CRS_DV, EXMC_SDNWE, EVENTOUT<br>Additional: ADC01_IN7               |
| PC4                | 44   | I/O                     | 5VT                      | Default: PC4<br>Alternate: ETH_MII_RXD0, ETH_RMII_RXD0, EXMC_SDNE0,<br>EVENTOUT<br>Additional: ADC01_IN14  |
| PC5                | 45   | I/O                     | 5VT                      | Default: PC5<br>Alternate: USART2_RX, ETH_MII_RXD1, ETH_RMII_RXD1,<br>EXMC_SDCKE0, EVENTOUT<br>Additional: ADC01_IN15  |
| PB0                | 46   | I/O                     | 5VT                      | Default: PB0<br>Alternate: TIMER0_CH1_ON, TIMER2_CH2, TIMER7_CH1_ON,<br>SPI4_SCK, SPI2_MOSI, I2S2_SD, TLI_R3, USBHS_ULPI_D1,<br>ETH_MII_RXD2, SDIO_D1, EVENTOUT<br>Additional: ADC01_IN8, IREF |
| PB1                | 47   | I/O                     | 5VT                      | Default: PB1<br>Alternate: TIMER0_CH2_ON, TIMER2_CH3, TIMER7_CH2_ON,<br>SPI4_NSS, TLI_R6, USBHS_ULPI_D2, ETH_MII_RXD3,<br>SDIO_D2, EVENTOUT, TIMER0_CH2<br>Additional: ADC01_IN9               |
| PB2                | 48   | I/O                     | 5VT                      | Default: BOOT1<br>Alternate: TIMER1_CH3, SAI0_SD_0, SPI2_MOSI, I2S2_SD,  |

| <b>GD32F527Zx LQFP144</b> |             |                               |                                |  |
|---------------------------|-------------|-------------------------------|--------------------------------|--|
| <b>Pin Name</b>           | <b>Pins</b> | <b>Pin Type<sup>(1)</sup></b> | <b>I/O Level<sup>(2)</sup></b> | <b>Functions description</b>   |
|                           |             |                               |                                | USBHS_ULPI_D4, SDIO_CK, EVENTOUT   |
| PF11                      | 49          | I/O                           | 5VT                            | Default: PF11<br>Alternate: SPI4_MOSI, EXMC_SDNRAS, DCI_D12, I2C5_SCL, EVENTOUT            |
| PF12                      | 50          | I/O                           | 5VT                            | Default: PF12<br>Alternate: EXMC_A6, I2C5_SDA, EVENTOUT                                    |
| VSS                       | 51          | P                             | -                              | Default: VSS   |
| VDD                       | 52          | P                             | -                              | Default: VDD   |
| PF13                      | 53          | I/O                           | 5VT                            | Default: PF13<br>Alternate: EXMC_A7, I2C3_SMBA, EVENTOUT                                   |
| PF14                      | 54          | I/O                           | 5VT                            | Default: PF14<br>Alternate: EXMC_A8, I2C3_SCL, SPI1_MOSI, EVENTOUT                         |
| PF15                      | 55          | I/O                           | 5VT                            | Default: PF15<br>Alternate: EXMC_A9, I2C3_SDA, TIMER0_CH3, EVENTOUT                        |
| PG0                       | 56          | I/O                           | 5VT                            | Default: PG0<br>Alternate: EXMC_A10, I2C3_SDA, TIMER0_CH3_ON, EVENTOUT                     |
| PG1                       | 57          | I/O                           | 5VT                            | Default: PG1<br>Alternate: EXMC_A11, I2C3_SCL, TIMER7_CH2, EVENTOUT                        |
| PE7                       | 58          | I/O                           | 5VT                            | Default: PE7<br>Alternate: TIMER0_ETI, UART6_RX, EXMC_D4, TIMER0_CH1, EVENTOUT             |
| PE8                       | 59          | I/O                           | 5VT                            | Default: PE8<br>Alternate: TIMER0_CH0_ON, UART6_TX, EXMC_D5, SPI5_IO2, USART2_TX, EVENTOUT |
| PE9                       | 60          | I/O                           | 5VT                            | Default: PE9<br>Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT                                   |
| VSS                       | 61          | P                             | -                              | Default: VSS   |
| VDD                       | 62          | P                             | -                              | Default: VDD   |
| PE10                      | 63          | I/O                           | 5VT                            | Default: PE10<br>Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT                               |
| PE11                      | 64          | I/O                           | 5VT                            | Default: PE11<br>Alternate: TIMER0_CH1, SPI3_NSS, SPI4_NSS, EXMC_D8, TLI_G3, EVENTOUT      |
| PE12                      | 65          | I/O                           | 5VT                            | Default: PE12<br>Alternate: TIMER0_CH2_ON, SPI3_SCK, SPI4_SCK, EXMC_D9, TLI_B4, EVENTOUT   |
| PE13                      | 66          | I/O                           | 5VT                            | Default: PE13<br>Alternate: TIMER0_CH2, SPI3_MISO, SPI4_MISO, EXMC_D10, TLI_DE, EVENTOUT   |
| PE14                      | 67          | I/O                           | 5VT                            | Default: PE14<br>Alternate: TIMER0_CH3, SPI3_MOSI, SPI4_MOSI, EXMC_D11,                    |

| GD32F527Zx LQFP144 |      |                         |                          |   |
|--------------------|------|-------------------------|--------------------------|---|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description   |
|                    |      |                         |                          | TLI_PIXCLK, EVENTOUT  |
| PE15               | 68   | I/O                     | 5VT                      | Default: PE15<br>Alternate: TIMER0_BRKIN, EXMC_D12, TLI_R7, EVENTOUT  |
| PB10               | 69   | I/O                     | 5VT                      | Default: PB10<br>Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK, I2S2_MCK, USART2_TX, USBHS_ULPI_D3, ETH_MII_RX_ER, SDIO_D7, TLI_G4, EVENTOUT   |
| PB11               | 70   | I/O                     | 5VT                      | Default: PB11<br>Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX, USBHS_ULPI_D4, ETH_MII_TX_EN, ETH_RMII_TX_EN, TLI_G5, EVENTOUT   |
| NC                 | 71   | -                       | -                        | -   |
| VDD                | 72   | P                       | -                        | Default: VDD  |
| PB12               | 73   | I/O                     | 5VT                      | Default: PB12<br>Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS, SPI3_NSS, USART2_CK, CAN1_RX, USBHS_ULPI_D5, ETH_MII_TXD0, ETH_RMII_TXD0, USBHS_ID, SPI5_MISO, EVENTOUT           |
| PB13               | 74   | I/O                     | 5VT                      | Default: PB13<br>Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, SPI3_SCK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6, ETH_MII_TXD1, ETH_RMII_TXD1, I2C1_TXFRAME, EVENTOUT<br>Additional: USBHS_VBUS |
| PB14               | 75   | I/O                     | 5VT                      | Default: PB14<br>Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM, EVENTOUT   |
| PB15               | 76   | I/O                     | 5VT                      | Default: PB15<br>Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1, USBHS_DP, EVENTOUT  |
| PD8                | 77   | I/O                     | 5VT                      | Default: PD8<br>Alternate: USART2_TX, EXMC_D13, EVENTOUT  |
| PD9                | 78   | I/O                     | 5VT                      | Default: PD9<br>Alternate: USART2_RX, EXMC_D14, SPI2_NSS, EVENTOUT  |
| PD10               | 79   | I/O                     | 5VT                      | Default: PD10<br>Alternate: USART2_CK, EXMC_D15, TLI_B3, SPI5_SCK, EVENTOUT   |
| PD11               | 80   | I/O                     | 5VT                      | Default: PD11<br>Alternate: USART2_CTS, EXMC_A16, EXMC_CLE, EVENTOUT  |
| PD12               | 81   | I/O                     | 5VT                      | Default: PD12<br>Alternate: TIMER3_CH0, USART2_RTS, EXMC_A17, EXMC_ALE, TIMER0_CH1, EVENTOUT  |

| GD32F527Zx LQFP144 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| PD13               | 82   | I/O                     | 5VT                      | Default: PD13<br>Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT   |
| VSS                | 83   | P                       | -                        | Default: VSS   |
| VDD                | 84   | P                       | -                        | Default: VDD   |
| PD14               | 85   | I/O                     | 5VT                      | Default: PD14<br>Alternate: TIMER3_CH2, EXMC_D0, TIMER7_CH1, EVENTOUT  |
| PD15               | 86   | I/O                     | 5VT                      | Default: PD15<br>Alternate: TIMER3_CH3, EXMC_D1, CTC_SYNC, USART2_RX, EVENTOUT   |
| PG2                | 87   | I/O                     | 5VT                      | Default: PG2<br>Alternate: EXMC_A12, EVENTOUT  |
| PG3                | 88   | I/O                     | 5VT                      | Default: PG3<br>Alternate: EXMC_A13, EVENTOUT  |
| PG4                | 89   | I/O                     | 5VT                      | Default: PG4<br>Alternate: EXMC_A14, SPI5_NSS, EVENTOUT  |
| PG5                | 90   | I/O                     | 5VT                      | Default: PG5<br>Alternate: EXMC_A15, EVENTOUT  |
| PG6                | 91   | I/O                     | 5VT                      | Default: PG6<br>Alternate: EXMC_INT2, DCI_D12, TLI_R7, I2C4_SMBA, EVENTOUT   |
| PG7                | 92   | I/O                     | 5VT                      | Default: PG7<br>Alternate: USART5_CK, EXMC_INT3, DCI_D13, TLI_PIXCLK, I2C4_SCL, EVENTOUT                                     |
| PG8                | 93   | I/O                     | 5VT                      | Default: PG8<br>Alternate: SPI5_NSS, USART5 RTS, ETH_PPS_OUT, EXMC_SDCLK, I2C4_SDA, EVENTOUT                                 |
| VSS                | 94   | P                       | -                        | Default: VSS   |
| VDD                | 95   | P                       | -                        | Default: VDD   |
| PC6                | 96   | I/O                     | 5VT                      | Default: PC6<br>Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK, USART5_TX, SDIO_D6, DCI_D0, TLI_HSYNC, TIMER7_CH0_ON, EVENTOUT  |
| PC7                | 97   | I/O                     | 5VT                      | Default: PC7<br>Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, TLI_G6, EVENTOUT |
| PC8                | 98   | I/O                     | 5VT                      | Default: PC8<br>Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2, USART5_CK, SDIO_D0, DCI_D2, EVENTOUT                             |
| PC9                | 99   | I/O                     | 5VT                      | Default: PC9<br>Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3, I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, TIMER0_CH1_ON, EVENTOUT     |

| GD32F527Zx LQFP144 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| PA8                | 100  | I/O                     | 5VT                      | Default: PA8<br>Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL, USART0_CK, USBFS_SOF, SDIO_D1, TLI_R6, CTC_SYNC, EVENTOUT                            |
| PA9                | 101  | I/O                     | 5VT                      | Default: PA9<br>Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK, SAI0_SD_1, USART0_TX, SDIO_D2, DCI_D0, EVENTOUT<br>Additional: USBFS_VBUS |
| PA10               | 102  | I/O                     | 5VT                      | Default: PA10<br>Alternate: TIMER0_CH2, SPI4_MOSI, USART0_RX, USBFS_ID, DCI_D1, I2C2_TXFRAME, EVENTOUT   |
| PA11               | 103  | I/O                     | 5VT                      | Default: PA11<br>Alternate: TIMER0_CH3, SPI3_MISO, USART0_CTS, USART5_TX, CAN0_RX, USBFS_DM, TLI_R4, EVENTOUT                                  |
| PA12               | 104  | I/O                     | 5VT                      | Default: PA12<br>Alternate: TIMER0_ETI, SPI4_MISO, USART0_RTS, USART5_RX, CAN0_TX, USBFS_DP, TLI_R5, EVENTOUT                                  |
| PA13               | 105  | I/O                     | 5VT                      | Default: JTMS, SWDIO, PA13<br>Alternate: EVENTOUT  |
| NC                 | 106  | -                       | -                        | -  |
| VSS                | 107  | P                       | -                        | Default: VSS   |
| VDD                | 108  | P                       | -                        | Default: VDD   |
| PA14               | 109  | I/O                     | 5VT                      | Default: JTCK, SWCLK, PA14<br>Alternate: EVENTOUT  |
| PA15               | 110  | I/O                     | 5VT                      | Default: JTDI/PA15<br>Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT                                      |
| PC10               | 111  | I/O                     | 5VT                      | Default: PC10<br>Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDIO_D2, DCI_D8, TLI_R2, EVENTOUT  |
| PC11               | 112  | I/O                     | 5VT                      | Default: PC11<br>Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT   |
| PC12               | 113  | I/O                     | 5VT                      | Default: PC12<br>Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT                                       |
| PD0                | 114  | I/O                     | 5VT                      | Default: PD0<br>Alternate: SPI3_MISO, SPI2_MOSI, I2S2_SD, CAN0_RX, EXMC_D2, EVENTOUT   |
| PD1                | 115  | I/O                     | 5VT                      | Default: PD1<br>Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3, TIMER7_CH3_ON, EVENTOUT  |
| PD2                | 116  | I/O                     | 5VT                      | Default: PD2   |

| <b>GD32F527Zx LQFP144</b> |             |                               |                                |  |
|---------------------------|-------------|-------------------------------|--------------------------------|--|
| <b>Pin Name</b>           | <b>Pins</b> | <b>Pin Type<sup>(1)</sup></b> | <b>I/O Level<sup>(2)</sup></b> | <b>Functions description</b>   |
|                           |             |                               |                                | Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11, EVENTOUT   |
| PD3                       | 117         | I/O                           | 5VT                            | Default: PD3<br>Alternate: TRACED1, SPI1_SCK, I2S1_CK, USART1_CTS, EXMC_CLK, DCI_D5, TLI_G7, EVENTOUT                          |
| PD4                       | 118         | I/O                           | 5VT                            | Default: PD4<br>Alternate: USART1_RTS, EXMC_NOE, EVENTOUT, I2C3_SCL  |
| PD5                       | 119         | I/O                           | 5VT                            | Default: PD5<br>Alternate: USART1_TX, EXMC_NWE, EVENTOUT   |
| VSS                       | 120         | P                             | -                              | Default: VSS   |
| VDD                       | 121         | P                             | -                              | Default: VDD   |
| PD6                       | 122         | I/O                           | 5VT                            | Default: PD6<br>Alternate: SPI2_MOSI, I2S2_SD, SAI0_SD_0, USART1_RX, EXMC_NWAIT, DCI_D10, TLI_B2, TIMER0_CH2_ON, EVENTOUT      |
| PD7                       | 123         | I/O                           | 5VT                            | Default: PD7<br>Alternate: USART1_CK, EXMC_NE0, EXMC_NCE2, EVENTOUT  |
| PG9                       | 124         | I/O                           | 5VT                            | Default: PG9<br>Alternate: USART5_RX, EXMC_NE1, EXMC_NCE3, DCI_VSYNC, EVENTOUT   |
| PG10                      | 125         | I/O                           | 5VT                            | Default: PG10<br>Alternate: SPI5_IO2, TLI_G3, EXMC_NCE3_0, EXMC_NE2, DCI_D2, TLI_B2, EVENTOUT                                  |
| PG11                      | 126         | I/O                           | 5VT                            | Default: PG11<br>Alternate: SPI5_IO3, SPI3_SCK, ETH_MII_TX_EN, ETH_RMII_TX_EN, EXMC_NCE3_1, DCI_D3, TLI_B3, EVENTOUT           |
| PG12                      | 127         | I/O                           | 5VT                            | Default: PG12<br>Alternate: SPI5_MISO, SPI3_MISO, USART5_RTS, TLI_B4, EXMC_NE3, TLI_B1, EVENTOUT                               |
| PG13                      | 128         | I/O                           | 5VT                            | Default: PG13<br>Alternate: TRACED2, SPI5_SCK, SPI3_MOSI, USART5_CTS, ETH_MII_TXD0, ETH_RMII_TXD0, EXMC_A24, EVENTOUT          |
| PG14                      | 129         | I/O                           | 5VT                            | Default: PG14<br>Alternate: TRACED3, SPI5_MOSI, SPI3_NSS, USART5_TX, ETH_MII_TXD1, ETH_RMII_TXD1, EXMC_A25, I2C4_SCL, EVENTOUT |
| VSS                       | 130         | P                             | -                              | Default: VSS   |
| VDD                       | 131         | P                             | -                              | Default: VDD   |
| PG15                      | 132         | I/O                           | 5VT                            | Default: PG15<br>Alternate: USART5_CTS, EXMC_SDNCAS, DCI_D13,  |

| GD32F527Zx LQFP144 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
|                    |      |                         |                          | I2C5_SMBA, EVENTOUT  |
| PB3                | 133  | I/O                     | 5VT                      | Default: JTDO, PB3<br>Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK, SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT  |
| PB4                | 134  | I/O                     | 5VT                      | Default: NJTRST<br>Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO, I2S2_ADD_SD, I2C2_SDA, SDIO_D0, I2C0_TXFRAME, TIMER7_CH0, EVENTOUT                                 |
| PB5                | 135  | I/O                     | 5VT                      | Default: PB5<br>Alternate: TIMER2_CH1, I2C0_SMBA, SPI0莫斯I, SPI2莫斯I, I2S2_SD, CAN1_RX, USBHS_ULPI_D7, ETH_PPS_OUT, EXMC_SDCKE1, DCI_D10, SPI0_NSS, EVENTOUT         |
| PB6                | 136  | I/O                     | 5VT                      | Default: PB6<br>Alternate: TIMER3_CH0, I2C0_SCL, SPI5_MOSI, USART0_TX, CAN1_TX, EXMC_SDNE1, DCI_D5, EVENTOUT   |
| PB7                | 137  | I/O                     | 5VT                      | Default: PB7<br>Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX, EXMC_NL, EXMC_NADV, DCI_VSYNC, EVENTOUT  |
| BOOT0              | 138  | I/O                     | 5VT                      | Default: BOOT0   |
| PB8                | 139  | I/O                     | 5VT                      | Default: PB8<br>Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2, TIMER9_CH0, I2C0_SCL, SPI5_NSS, SPI4_MOSI, CAN0_RX, ETH_MII_TXD3, SDIO_D4, DCI_D6, TLI_B6, EVENTOUT |
| PB9                | 140  | I/O                     | 5VT                      | Default: PB9<br>Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0, I2C0_SDA, SPI1_NSS, I2S1_WS, SAI0_FS_1, CAN0_TX, SDIO_D5, DCI_D7, TLI_B7, EVENTOUT                 |
| PE0                | 141  | I/O                     | 5VT                      | Default: PE0<br>Alternate: TIMER3_ETI, SPI0_MOSI, UART7_RX, EXMC_NBL0, DCI_D2, EVENTOUT  |
| PE1                | 142  | I/O                     | 5VT                      | Default: PE1<br>Alternate: TIMER0_CH1_ON, UART7_TX, EXMC_NBL1, DCI_D3, TIMER7_CH3, EVENTOUT  |
| PDR_ON             | 143  | P                       | -                        | Default: PDR_ON <sup>(3)</sup>   |
| VDD                | 144  | P                       | -                        | Default: VDD   |

**Notes:**

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) PDR\_ON pin should be pulled up to VDD, refer to [Figure 4-2. Recommended PDR\\_ON pin circuit](#).

## 2.6.4. GD32F527Vx LQFP100 pin definitions

**Table 2-7. GD32F527Vx LQFP100 pin definitions**

| GD32F527Vx LQFP100 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
| PE2                | 1    | I/O                     | 5VT                      | Default: PE2<br>Alternate: TRACECLK, SPI3_SCK, SAI0_MCLK_0, ETH_MII_TXD3, EXMC_A23, EVENTOUT                         |
| PE3                | 2    | I/O                     | 5VT                      | Default: PE3<br>Alternate: TRACED0, SAI0_SD_1, EXMC_A19, EVENTOUT  |
| PE4                | 3    | I/O                     | 5VT                      | Default: PE4<br>Alternate: TRACED1, SPI3_NSS, SAI0_FS_0, EXMC_A20, DCI_D4, TLI_B0, EVENTOUT                          |
| PE5                | 4    | I/O                     | 5VT                      | Default: PE5<br>Alternate: TRACED2, TIMER8_CH0, SPI3_MISO, SAI0_SCK_0, SPI0_MISO, EXMC_A21, DCI_D6, TLI_G0, EVENTOUT |
| PE6                | 5    | I/O                     | 5VT                      | Default: PE6<br>Alternate: TRACED3, TIMER8_CH1, SPI3_MOSI, SAI0_SD_0, EXMC_A22, DCI_D7, TLI_G1, EVENTOUT             |
| VBAT               | 6    | P                       | -                        | Default: VBAT  |
| PC13-TAMPER-RTC    | 7    | I/O                     | 5VT                      | Default: PC13<br>Alternate: SPI0_SCK, I2S1_CK, EVENTOUT<br>Additional: RTC_TAMP0, RTC_OUT, RTC_TS                    |
| PC14-OSC32IN       | 8    | I/O                     | 5VT                      | Default: PC14<br>Alternate: EVENTOUT<br>Additional: OSC32IN  |
| PC15-OSC32OUT      | 9    | I/O                     | 5VT                      | Default: PC15<br>Alternate: EVENTOUT<br>Additional: OSC32OUT   |
| VSS                | 10   | P                       | -                        | Default: VSS   |
| VDD                | 11   | P                       | -                        | Default: VDD   |
| PH0/OSCI_N         | 12   | I/O                     | 5VT                      | Default: PH0, OSCIN<br>Alternate: EVENTOUT<br>Additional: OSCIN  |
| PH1/OSCO_UT        | 13   | I/O                     | 5VT                      | Default: PH1, OSCOUT<br>Alternate: EVENTOUT<br>Additional: OSCOUT  |
| NRST               | 14   | -                       | -                        | Default: NRST  |
| PC0                | 15   | I/O                     | 5VT                      | Default: PC0<br>Alternate: SAI0_MCLK_1, USBHS_ULPI_STP, TIMER7_CH2_ON, EVENTOUT                                      |

| GD32F527Vx LQFP100 |      |                         |                          |   |
|--------------------|------|-------------------------|--------------------------|---|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description   |
|                    |      |                         |                          | Additional: ADC012_IN10   |
| PC1                | 16   | I/O                     | 5VT                      | Default: PC1<br>Alternate: SPI2_MOSI, I2S2_SD, SAI0_SD_0, SPI1_MOSI, I2S1_SD, ETH_MDC, EVENTOUT<br>Additional: ADC012_IN11  |
| PC2                | 17   | I/O                     | 5VT                      | Default: PC2<br>Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR, ETH_MII_TXD2, EVENTOUT<br>Additional: ADC012_IN12  |
| PC3                | 18   | I/O                     | 5VT                      | Default: PC3<br>Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT, ETH_MII_TX_CLK, EVENTOUT<br>Additional: ADC012_IN13  |
| VDD                | 19   | P                       | -                        | Default: VDD  |
| VSSA               | 20   | P                       | -                        | Default: VSSA   |
| VREFP              | 21   | P                       | -                        | Default: VREFP  |
| VDDA               | 22   | P                       | -                        | Default: VDDA   |
| PA0-WKUP           | 23   | I/O                     | 5VT                      | Default: PA0<br>Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI, USART1_CTS, UART3_TX, ETH_MII_CRS, EVENTOUT<br>Additional: ADC012_IN0, WKUP                |
| PA1                | 24   | I/O                     | 5VT                      | Default: PA1<br>Alternate: TIMER1_CH1, TIMER4_CH1, SPI3_MOSI, USART1_RTS, UART3_RX, ETH_MII_RX_CLK, ETH_RMII_REF_CLK, EVENTOUT<br>Additional: ADC012_IN1              |
| PA2                | 25   | I/O                     | 5VT                      | Default: PA2<br>Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0, I2S_CKIN, USART1_TX, ETH_MDIO, EVENTOUT<br>Additional: ADC012_IN2                                      |
| PA3                | 26   | I/O                     | 5VT                      | Default: PA3<br>Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1, I2S1_MCK, SAI0_FS_0, USART1_RX, USBHS_ULPI_D0, ETH_MII_COL, TLI_B5, EVENTOUT<br>Additional: ADC012_IN3 |
| VSS                | 27   | P                       | -                        | Default: VSS  |
| VDD                | 28   | P                       | -                        | Default: VDD  |
| PA4                | 29   | I/O                     |                          | Default: PA4<br>Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK, USBHS_SOF, DCI_HSYNC, TLI_VSYNC, TIMER7_CH1_ON, EVENTOUT<br>Additional: ADC01_IN4, DAC0_OUT0       |
| PA5                | 30   | I/O                     |                          | Default: PA5  |

| GD32F527Vx LQFP100 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
|                    |      |                         |                          | Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON, SPI0_SCK, USBHS_ULPI_CK, EVENTOUT<br>Additional: ADC01_IN5, DAC0_OUT1  |
| PA6                | 31   | I/O                     | 5VT                      | Default: PA6<br>Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN, SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD, DCI_PIXCLK, TLI_G2, SPI4_NSS, EVENTOUT<br>Additional: ADC01_IN6         |
| PA7                | 32   | I/O                     | 5VT                      | Default: PA7<br>Alternate: TIMER0_CH0_ON, TIMER2_CH1, TIMER7_CH0_ON, SPI0莫斯I, TIMER13_CH0, ETH_MII_RX_DV, ETH_RMII_CRS_DV, EVENTOUT<br>Additional: ADC01_IN7                           |
| PC4                | 33   | I/O                     | 5VT                      | Default: PC4<br>Alternate: ETH_MII_RXD0, ETH_RMII_RXD0, EVENTOUT<br>Additional: ADC01_IN14   |
| PC5                | 34   | I/O                     | 5VT                      | Default: PC5<br>Alternate: USART2_RX, ETH_MII_RXD1, ETH_RMII_RXD1, EVENTOUT<br>Additional: ADC01_IN15  |
| PB0                | 35   | I/O                     | 5VT                      | Default: PB0<br>Alternate: TIMER0_CH1_ON, TIMER2_CH2, TIMER7_CH1_ON, SPI4_SCK, SPI2莫斯I, I2S2_SD, TLI_R3, USBHS_ULPI_D1, ETH_MII_RXD2, SDIO_D1, EVENTOUT<br>Additional: ADC01_IN8, IREF |
| PB1                | 36   | I/O                     | 5VT                      | Default: PB1<br>Alternate: TIMER0_CH2_ON, TIMER2_CH3, TIMER7_CH2_ON, SPI4_NSS, TLI_R6, USBHS_ULPI_D2, ETH_MII_RXD3, SDIO_D2, EVENTOUT, TIMER0_CH2<br>Additional: ADC01_IN9             |
| PB2                | 37   | I/O                     | 5VT                      | Default: BOOT1<br>Alternate: TIMER1_CH3, SAI0_SD_0, SPI2莫斯I, I2S2_SD, USBHS_ULPI_D4, SDIO_CK, EVENTOUT   |
| PE7                | 38   | I/O                     | 5VT                      | Default: PE7<br>Alternate: TIMER0_ETI, UART6_RX, EXMC_D4, TIMER0_CH1, EVENTOUT   |
| PE8                | 39   | I/O                     | 5VT                      | Default: PE8<br>Alternate: TIMER0_CH0_ON, UART6_TX, EXMC_D5, USART2_TX, EVENTOUT   |
| PE9                | 40   | I/O                     | 5VT                      | Default: PE9<br>Alternate: TIMER0_CH0, EXMC_D6, EVENTOUT   |
| PE10               | 41   | I/O                     | 5VT                      | Default: PE10  |

| GD32F527Vx LQFP100 |      |                         |                          |   |
|--------------------|------|-------------------------|--------------------------|---|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description   |
|                    |      |                         |                          | Alternate: TIMER0_CH1_ON, EXMC_D7, EVENTOUT   |
| PE11               | 42   | I/O                     | 5VT                      | Default: PE11<br>Alternate: TIMER0_CH1, SPI3_NSS, SPI4_NSS, EXMC_D8, TLI_G3, EVENTOUT   |
| PE12               | 43   | I/O                     | 5VT                      | Default: PE12<br>Alternate: TIMER0_CH2_ON, SPI3_SCK, SPI4_SCK, EXMC_D9, TLI_B4, EVENTOUT  |
| PE13               | 44   | I/O                     | 5VT                      | Default: PE13<br>Alternate: TIMER0_CH2, SPI3_MISO, SPI4_MISO, EXMC_D10, TLI_DE, EVENTOUT  |
| PE14               | 45   | I/O                     | 5VT                      | Default: PE14<br>Alternate: TIMER0_CH3, SPI3莫斯I, SPI4莫斯I, EXMC_D11, TLI_PIXCLK, EVENTOUT  |
| PE15               | 46   | I/O                     | 5VT                      | Default: PE15<br>Alternate: TIMER0_BRKIN, EXMC_D12, TLI_R7, EVENTOUT  |
| PB10               | 47   | I/O                     | 5VT                      | Default: PB10<br>Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK, I2S2_MCK, USART2_TX, USBHS_ULPI_D3, ETH_MII_RX_ER, SDIO_D7, TLI_G4, EVENTOUT   |
| PB11               | 48   | I/O                     | 5VT                      | Default: PB11<br>Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX, USBHS_ULPI_D4, ETH_MII_TX_EN, ETH_RMII_TX_EN, TLI_G5, EVENTOUT   |
| NC                 | 49   | -                       | -                        | -   |
| VDD                | 50   | P                       | -                        | Default: VDD  |
| PB12               | 51   | I/O                     | 5VT                      | Default: PB12<br>Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS, SPI3_NSS, USART2_CK, CAN1_RX, USBHS_ULPI_D5, ETH_MII_TXD0, ETH_RMII_TXD0, USBHS_ID, EVENTOUT                      |
| PB13               | 52   | I/O                     | 5VT                      | Default: PB13<br>Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, SPI3_SCK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6, ETH_MII_TXD1, ETH_RMII_TXD1, I2C1_TXFRAME, EVENTOUT<br>Additional: USBHS_VBUS |
| PB14               | 53   | I/O                     | 5VT                      | Default: PB14<br>Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM, EVENTOUT   |
| PB15               | 54   | I/O                     | 5VT                      | Default: PB15   |

| GD32F527Vx LQFP100 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
|                    |      |                         |                          | Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1, USBHS_DP, EVENTOUT                      |
| PD8                | 55   | I/O                     | 5VT                      | Default: PD8<br>Alternate: USART2_TX, EXMC_D13, EVENTOUT   |
| PD9                | 56   | I/O                     | 5VT                      | Default: PD9<br>Alternate: USART2_RX, EXMC_D14, SPI2_NSS, EVENTOUT   |
| PD10               | 57   | I/O                     | 5VT                      | Default: PD10<br>Alternate: USART2_CK, EXMC_D15, TLI_B3, EVENTOUT  |
| PD11               | 58   | I/O                     | 5VT                      | Default: PD11<br>Alternate: USART2_CTS, EXMC_A16, EXMC_CLE, EVENTOUT   |
| PD12               | 59   | I/O                     | 5VT                      | Default: PD12<br>Alternate: TIMER3_CH0, USART2_RTS, EXMC_A17, EXMC_ALE, TIMER0_CH1, EVENTOUT                                 |
| PD13               | 60   | I/O                     | 5VT                      | Default: PD13<br>Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT   |
| PD14               | 61   | I/O                     | 5VT                      | Default: PD14<br>Alternate: TIMER3_CH2, EXMC_D0, TIMER7_CH1, EVENTOUT  |
| PD15               | 62   | I/O                     | 5VT                      | Default: PD15<br>Alternate: TIMER3_CH3, EXMC_D1, CTC_SYNC, USART2_RX, EVENTOUT   |
| PC6                | 63   | I/O                     | 5VT                      | Default: PC6<br>Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK, USART5_TX, SDIO_D6, DCI_D0, TLI_HSYNC, TIMER7_CH0_ON, EVENTOUT  |
| PC7                | 64   | I/O                     | 5VT                      | Default: PC7<br>Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, TLI_G6, EVENTOUT |
| PC8                | 65   | I/O                     | 5VT                      | Default: PC8<br>Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2, USART5_CK, SDIO_D0, DCI_D2, EVENTOUT                             |
| PC9                | 66   | I/O                     | 5VT                      | Default: PC9<br>Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3, I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, TIMER0_CH1_ON, EVENTOUT     |
| PA8                | 67   | I/O                     | 5VT                      | Default: PA8<br>Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL, USART0_CK, USBFS_SOF, SDIO_D1, TLI_R6,                             |

| GD32F527Vx LQFP100 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
|                    |      |                         |                          | CTC_SYNC, EVENTOUT   |
| PA9                | 68   | I/O                     | 5VT                      | Default: PA9<br>Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK, SAI0_SD_1, USART0_TX, SDIO_D2, DCI_D0, EVENTOUT<br>Additional: USBFS_VBUS |
| PA10               | 69   | I/O                     | 5VT                      | Default: PA10<br>Alternate: TIMER0_CH2, SPI4_MOSI, USART0_RX, USBFS_ID, DCI_D1, I2C2_TXFRAME, EVENTOUT   |
| PA11               | 70   | I/O                     | 5VT                      | Default: PA11<br>Alternate: TIMER0_CH3, SPI3_MISO, USART0_CTS, USART5_TX, CAN0_RX, USBFS_DM, TLI_R4, EVENTOUT                                  |
| PA12               | 71   | I/O                     | 5VT                      | Default: PA12<br>Alternate: TIMER0_ETI, SPI4_MISO, USART0_RTS, USART5_RX, CAN0_TX, USBFS_DP, TLI_R5, EVENTOUT                                  |
| PA13               | 72   | I/O                     | 5VT                      | Default: JTMS, SWDIO, PA13<br>Alternate: EVENTOUT  |
| NC                 | 73   | -                       | -                        | -  |
| VSS                | 74   | P                       | -                        | Default: VSS   |
| VDD                | 75   | P                       | -                        | Default: VDD   |
| PA14               | 76   | I/O                     | 5VT                      | Default: JTCK, SWCLK, PA14<br>Alternate: EVENTOUT  |
| PA15               | 77   | I/O                     | 5VT                      | Default: JTDI/PA15<br>Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT                                      |
| PC10               | 78   | I/O                     | 5VT                      | Default: PC10<br>Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDIO_D2, DCI_D8, TLI_R2, EVENTOUT  |
| PC11               | 79   | I/O                     | 5VT                      | Default: PC11<br>Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT   |
| PC12               | 80   | I/O                     | 5VT                      | Default: PC12<br>Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CLK, DCI_D9, EVENTOUT                                      |
| PD0                | 81   | I/O                     | 5VT                      | Default: PD0<br>Alternate: SPI3_MISO, SPI2_MOSI, I2S2_SD, CAN0_RX, EXMC_D2, EVENTOUT   |
| PD1                | 82   | I/O                     | 5VT                      | Default: PD1<br>Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EXMC_D3, TIMER7_CH3_ON, EVENTOUT  |
| PD2                | 83   | I/O                     | 5VT                      | Default: PD2   |

| GD32F527Vx LQFP100 |      |                         |                          |  |
|--------------------|------|-------------------------|--------------------------|--|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
|                    |      |                         |                          | Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11, EVENTOUT   |
| PD3                | 84   | I/O                     | 5VT                      | Default: PD3<br>Alternate: TRACED1, SPI1_SCK, I2S1_CK, USART1_CTS, EXMC_CLK, DCI_D5, TLI_G7, EVENTOUT  |
| PD4                | 85   | I/O                     | 5VT                      | Default: PD4<br>Alternate: USART1_RTS, EXMC_NOE, EVENTOUT  |
| PD5                | 86   | I/O                     | 5VT                      | Default: PD5<br>Alternate: USART1_TX, EXMC_NWE, EVENTOUT   |
| PD6                | 87   | I/O                     | 5VT                      | Default: PD6<br>Alternate: SPI2_MOSI, I2S2_SD, SAI0_SD_0, USART1_RX, EXMC_NWAIT, DCI_D10, TLI_B2, TIMER0_CH2_ON, EVENTOUT                                |
| PD7                | 88   | I/O                     | 5VT                      | Default: PD7<br>Alternate: USART1_CK, EXMC_NE0, EXMC_NCE2, EVENTOUT  |
| PB3                | 89   | I/O                     | 5VT                      | Default: JTDO, PB3<br>Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK, SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT  |
| PB4                | 90   | I/O                     | 5VT                      | Default: NJTRST<br>Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO, I2S2_ADD_SD, I2C2_SDA, SDIO_D0, I2C0_TXFRAME, TIMER7_CH0, EVENTOUT                       |
| PB5                | 91   | I/O                     | 5VT                      | Default: PB5<br>Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7, ETH_PPS_OUT, DCI_D10, SPI0_NSS, EVENTOUT        |
| PB6                | 92   | I/O                     | 5VT                      | Default: PB6<br>Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX, CAN1_TX, DCI_D5, EVENTOUT  |
| PB7                | 93   | I/O                     | 5VT                      | Default: PB7<br>Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX, EXMC_NL, EXMC_NADV, DCI_VSYNC, EVENTOUT  |
| BOOT0              | 94   | I/O                     | 5VT                      | Default: BOOT0   |
| PB8                | 95   | I/O                     | 5VT                      | Default: PB8<br>Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2, TIMER9_CH0, I2C0_SCL, SPI4_MOSI, CAN0_RX, ETH_MII_TXD3, SDIO_D4, DCI_D6, TLI_B6, EVENTOUT |
| PB9                | 96   | I/O                     | 5VT                      | Default: PB9<br>Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0, I2C0_SDA, SPI1_NSS, I2S1_WS, SAI0_FS_1, CAN0_TX,   |

| GD32F527Vx LQFP100 |      |                         |                          |   |
|--------------------|------|-------------------------|--------------------------|---|
| Pin Name           | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description   |
|                    |      |                         |                          | SDIO_D5, DCI_D7, TLI_B7, EVENTOUT   |
| PE0                | 97   | I/O                     | 5VT                      | Default: PE0<br>Alternate: TIMER3_ETI, SPI0_MOSI, UART7_RX, EXMC_NBL0, DCI_D2, EVENTOUT     |
| PE1                | 98   | I/O                     | 5VT                      | Default: PE1<br>Alternate: TIMER0_CH1_ON, UART7_TX, EXMC_NBL1, DCI_D3, TIMER7_CH3, EVENTOUT |
| VSS                | 99   | P                       | -                        | Default: VSS  |
| VDD                | 100  | P                       | -                        | Default: VDD  |

**Notes:**

- (1) Type: I = input, O = output, P = power.  
(2) I/O Level: 5VT = 5 V tolerant.

### 2.6.5. GD32F527Rx LQFP64 pin definitions

**Table 2-8. GD32F527Rx LQFP64 pin definitions**

| GD32F527Rx LQFP64 |      |                         |                          |   |
|-------------------|------|-------------------------|--------------------------|---|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description   |
| VBAT              | 1    | P                       | -                        | Default: VBAT   |
| PC13-TAMPER-RTC   | 2    | I/O                     | 5VT                      | Default: PC13<br>Alternate: SPI0_SCK, I2S1_CK, EVENTOUT<br>Additional: RTC_TAMP0, RTC_OUT, RTC_TS |
| PC14-OSC32IN      | 3    | I/O                     | 5VT                      | Default: PC14<br>Alternate: EVENTOUT<br>Additional: OSC32IN                                       |
| PC15-OSC32OUT     | 4    | I/O                     | 5VT                      | Default: PC15<br>Alternate: EVENTOUT<br>Additional: OSC32OUT                                      |
| PH0/OSCI_N        | 5    | I/O                     | 5VT                      | Default: PH0, OSCIN<br>Alternate: EVENTOUT<br>Additional: OSCIN                                   |
| PH1/OSC OUT       | 6    | I/O                     | 5VT                      | Default: PH1, OSCOUT<br>Alternate: EVENTOUT<br>Additional: OSCOUT                                 |
| NRST              | 7    | -                       | -                        | Default: NRST   |
| PC0               | 8    | I/O                     | 5VT                      | Default: PC0<br>Alternate: USBHS_ULPI_STP, TIMER7_CH2_ON, EVENTOUT<br>Additional: ADC012_IN10     |
| PC1               | 9    | I/O                     | 5VT                      | Default: PC1  |

| GD32F527Rx LQFP64 |      |                         |                          |  |
|-------------------|------|-------------------------|--------------------------|--|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
|                   |      |                         |                          | Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,<br>ETH_MDC, EVENTOUT<br>Additional: ADC012_IN11   |
| PC2               | 10   | I/O                     | 5VT                      | Default: PC2<br>Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,<br>ETH_MII_TXD2, EVENTOUT<br>Additional: ADC012_IN12                                      |
| PC3               | 11   | I/O                     | 5VT                      | Default: PC3<br>Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,<br>ETH_MII_TX_CLK, EVENTOUT<br>Additional: ADC012_IN13  |
| VSSA              | 12   | P                       | -                        | Default: VSSA  |
| VDDA              | 13   | P                       | -                        | Default: VDDA  |
| PA0-WKUP          | 14   | I/O                     | 5VT                      | Default: PA0<br>Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,<br>TIMER7_ETI, USART1_CTS, UART3_TX, ETH_MII_CRS,<br>EVENTOUT<br>Additional: ADC012_IN0, WKUP |
| PA1               | 15   | I/O                     | 5VT                      | Default: PA1<br>Alternate: TIMER1_CH1, TIMER4_CH1, USART1_RTS,<br>UART3_RX, ETH_MII_RX_CLK, ETH_RMII_REF_CLK,<br>EVENTOUT<br>Additional: ADC012_IN1          |
| PA2               | 16   | I/O                     | 5VT                      | Default: PA2<br>Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,<br>I2S_CKIN, USART1_TX, ETH_MDIO, EVENTOUT<br>Additional: ADC012_IN2                          |
| PA3               | 17   | I/O                     | 5VT                      | Default: PA3<br>Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,<br>I2S1_MCK, USART1_RX, USBHS_ULPI_D0,<br>ETH_MII_COL, EVENTOUT<br>Additional: ADC012_IN3     |
| VSS               | 18   | P                       | -                        | Default: VSS   |
| VDD               | 19   | P                       | -                        | Default: VDD   |
| PA4               | 20   | I/O                     |                          | Default: PA4<br>Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,<br>USBHS_SOF, DCI_HSYNC, TIMER7_CH1_ON, EVENTOUT<br>Additional: ADC01_IN4, DAC0_OUT0      |
| PA5               | 21   | I/O                     |                          | Default: PA5<br>Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,<br>SPI0_SCK, USBHS_ULPI_CK, EVENTOUT<br>Additional: ADC01_IN5, DAC0_OUT1                   |
| PA6               | 22   | I/O                     | 5VT                      | Default: PA6<br>Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN,   |

| GD32F527Rx LQFP64 |      |                         |                          |  |
|-------------------|------|-------------------------|--------------------------|--|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
|                   |      |                         |                          | SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD, DCI_PIXCLK, EVENTOUT<br>Additional: ADC01_IN6  |
| PA7               | 23   | I/O                     | 5VT                      | Default: PA7<br>Alternate: TIMER0_CH0_ON, TIMER2_CH1, TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0, ETH_MII_RX_DV, ETH_RMII_CRS_DV, EVENTOUT<br>Additional: ADC01_IN7         |
| PC4               | 24   | I/O                     | 5VT                      | Default: PC4<br>Alternate: ETH_MII_RXD0, ETH_RMII_RXD0, EVENTOUT<br>Additional: ADC01_IN14   |
| PC5               | 25   | I/O                     | 5VT                      | Default: PC5<br>Alternate: USART2_RX, ETH_MII_RXD1, ETH_RMII_RXD1, EVENTOUT<br>Additional: ADC01_IN15  |
| PB0               | 26   | I/O                     | 5VT                      | Default: PB0<br>Alternate: TIMER0_CH1_ON, TIMER2_CH2, TIMER7_CH1_ON, SPI2_MOSI, I2S2_SD, USBHS_ULPI_D1, ETH_MII_RXD2, SDIO_D1, EVENTOUT<br>Additional: ADC01_IN8, IREF |
| PB1               | 27   | I/O                     | 5VT                      | Default: PB1<br>Alternate: TIMER0_CH2_ON, TIMER2_CH3, TIMER7_CH2_ON, USBHS_ULPI_D2, ETH_MII_RXD3, SDIO_D2, EVENTOUT, TIMER0_CH2<br>Additional: ADC01_IN9               |
| PB2               | 28   | I/O                     | 5VT                      | Default: BOOT1<br>Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD, USBHS_ULPI_D4, SDIO_CK, EVENTOUT  |
| PB10              | 29   | I/O                     | 5VT                      | Default: PB10<br>Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK, I2S2_MCK, USART2_TX, USBHS_ULPI_D3, ETH_MII_RX_ER, SDIO_D7, EVENTOUT                              |
| PB11              | 30   | I/O                     | 5VT                      | Default: PB11<br>Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX, USBHS_ULPI_D4, ETH_MII_TX_EN, ETH_RMII_TX_EN, EVENTOUT  |
| NC                | 31   | -                       | -                        | -  |
| VDD               | 32   | P                       | -                        | Default: VDD   |
| PB12              | 33   | I/O                     | 5VT                      | Default: PB12<br>Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS, USART2_CK, CAN1_RX, USBHS_ULPI_D5, ETH_MII_TXD0, ETH_RMII_TXD0, USBHS_ID, EVENTOUT             |
| PB13              | 34   | I/O                     | 5VT                      | Default: PB13  |

| GD32F527Rx LQFP64 |      |                         |                          |  |
|-------------------|------|-------------------------|--------------------------|--|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description  |
|                   |      |                         |                          | Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6, ETH_MII_TXD1, ETH_RMII_TXD1, I2C1_TXFRAME, EVENTOUT<br>Additional: USBHS_VBUS |
| PB14              | 35   | I/O                     | 5VT                      | Default: PB14<br>Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM, EVENTOUT                                  |
| PB15              | 36   | I/O                     | 5VT                      | Default: PB15<br>Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1, USBHS_DP, EVENTOUT                                       |
| PC6               | 37   | I/O                     | 5VT                      | Default: PC6<br>Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK, USART5_TX, SDIO_D6, DCI_D0, TIMER7_CH0_ON, EVENTOUT   |
| PC7               | 38   | I/O                     | 5VT                      | Default: PC7<br>Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, EVENTOUT   |
| PC8               | 39   | I/O                     | 5VT                      | Default: PC8<br>Alternate: TRACED0, TIMER2_CH2, TIMER7_CH2, USART5_CK, SDIO_D0, DCI_D2, EVENTOUT   |
| PC9               | 40   | I/O                     | 5VT                      | Default: PC9<br>Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3, I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, TIMER0_CH1_ON, EVENTOUT                                       |
| PA8               | 41   | I/O                     | 5VT                      | Default: PA8<br>Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL, USART0_CK, USBFS_SOF, SDIO_D1, CTC_SYNC, EVENTOUT  |
| PA9               | 42   | I/O                     | 5VT                      | Default: PA9<br>Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK, USART0_TX, SDIO_D2, DCI_D0, EVENTOUT<br>Additional: USBFS_VBUS                            |
| PA10              | 43   | I/O                     | 5VT                      | Default: PA10<br>Alternate: TIMER0_CH2, USART0_RX, USBFS_ID, DCI_D1, I2C2_TXFRAME, EVENTOUT  |
| PA11              | 44   | I/O                     | 5VT                      | Default: PA11<br>Alternate: TIMER0_CH3, USART0_CTS, USART5_TX, CAN0_RX, USBFS_DM, EVENTOUT   |

| GD32F527Rx LQFP64 |      |                         |                          |   |
|-------------------|------|-------------------------|--------------------------|---|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description   |
| PA12              | 45   | I/O                     | 5VT                      | Default: PA12<br>Alternate: TIMER0_ETI, USART0_RTS, USART5_RX, CAN0_TX, USBFS_DP, EVENTOUT  |
| PA13              | 46   | I/O                     | 5VT                      | Default: JTMS, SWDIO, PA13<br>Alternate: EVENTOUT   |
| NC                | 47   | -                       | -                        |   |
| VDD               | 48   | P                       | -                        |   |
| PA14              | 49   | I/O                     | 5VT                      | Default: JTCK, SWCLK, PA14<br>Alternate: EVENTOUT   |
| PA15              | 50   | I/O                     | 5VT                      | Default: JTDI/PA15<br>Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS, I2S2_WS, USART0_TX, EVENTOUT   |
| PC10              | 51   | I/O                     | 5VT                      | Default: PC10<br>Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, SDIO_D2, DCI_D8, EVENTOUT   |
| PC11              | 52   | I/O                     | 5VT                      | Default: PC11<br>Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX, UART3_RX, SDIO_D3, DCI_D4, EVENTOUT  |
| PC12              | 53   | I/O                     | 5VT                      | Default: PC12<br>Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO_CK, DCI_D9, EVENTOUT  |
| PD2               | 54   | I/O                     | 5VT                      | Default: PD2<br>Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11, EVENTOUT  |
| PB3               | 55   | I/O                     | 5VT                      | Default: JTDO, PB3<br>Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK, SPI2_SCK, I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT                                 |
| PB4               | 56   | I/O                     | 5VT                      | Default: NJTRST<br>Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO, I2S2_ADD_SD, I2C2_SDA, SDIO_D0, I2C0_TXFRAME, TIMER7_CH0, EVENTOUT                |
| PB5               | 57   | I/O                     | 5VT                      | Default: PB5<br>Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7, ETH_PPS_OUT, DCI_D10, SPI0_NSS, EVENTOUT |
| PB6               | 58   | I/O                     | 5VT                      | Default: PB6<br>Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX, CAN1_TX, DCI_D5, EVENTOUT   |
| PB7               | 59   | I/O                     | 5VT                      | Default: PB7<br>Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX, DCI_VSYNC, EVENTOUT   |
| BOOT0             | 60   | I/O                     | 5VT                      | Default: BOOT0  |

| GD32F527Rx LQFP64 |      |                         |                          |   |
|-------------------|------|-------------------------|--------------------------|---|
| Pin Name          | Pins | Pin Type <sup>(1)</sup> | I/O Level <sup>(2)</sup> | Functions description   |
| PB8               | 61   | I/O                     | 5VT                      | Default: PB8<br>Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2,<br>TIMER9_CH0, I2C0_SCL, CAN0_RX, ETH_MII_TXD3,<br>SDIO_D4, DCI_D6, EVENTOUT |
| PB9               | 62   | I/O                     | 5VT                      | Default: PB9<br>Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0,<br>I2C0_SDA, SPI1 NSS, I2S1_WS, CAN0_TX, SDIO_D5,<br>DCI_D7, EVENTOUT       |
| VSS               | 63   | P                       | -                        | Default: VSS  |
| VDD               | 64   | P                       | -                        | Default: VDD  |

**Notes:**

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.

## 2.6.6. GD32F527xx pin alternate functions

Table 2-9. Port A alternate functions summary

| Pin Name | AF0         | AF1                    | AF2        | AF3            | AF4           | AF5               | AF6              | AF7        | AF8       | AF9         | AF10          | AF11                            | AF12        | AF13       | AF14   | AF15     |
|----------|-------------|------------------------|------------|----------------|---------------|-------------------|------------------|------------|-----------|-------------|---------------|---------------------------------|-------------|------------|--------|----------|
| PA0      |             | TIMER1_CH0 /TIMER1_ETI | TIMER4_CH0 | TIMER7_E TI    |               |                   |                  | USART1_CTS | UART3_T X |             |               | ETH_MII_C RS                    |             |            |        | EVENTOUT |
| PA1      |             | TIMER1_CH1             | TIMER4_CH1 |                |               | SPI3_MO SI        |                  | USART1_RTS | UART3_R X |             |               | ETH_MII_RX_CLK/ETH_RMII_REF_CLK |             |            |        | EVENTOUT |
| PA2      |             | TIMER1_CH2             | TIMER4_CH2 | TIMER8_C H0    |               | I2S_CKIN          |                  | USART1_TX  |           |             |               | ETH_MDIO                        |             |            |        | EVENTOUT |
| PA3      |             | TIMER1_CH3             | TIMER4_CH3 | TIMER8_C H1    | I2C3_SDA      | I2S1_MCK          | SAI0_FS_0        | USART1_RX  |           |             | USBHS_ULPI_D0 | ETH_MII_COOL                    |             |            | TLI_B5 | EVENTOUT |
| PA4      |             |                        |            | TIMER7_C H1_ON |               | SPI0_NSS          | SPI2 NSS/I2S2_WS | USART1_CK  |           |             |               | USBHS_U SOF                     | DCI_HSY NC  | TLI_VS YNC |        | EVENTOUT |
| PA5      |             | TIMER1_CH0 /TIMER1_ETI |            | TIMER7_C H0_ON |               | SPI0_SCK          |                  |            |           |             | USBHS_ULPI_CK |                                 |             |            |        | EVENTOUT |
| PA6      |             | TIMER0_BR KIN          | TIMER2_CH0 | TIMER7_B RKIN  | SPI4_NS S     | SPI0_MISO         | I2S1_MCK         |            |           | TIMER12_CH0 |               | SDIO_C MD                       | DCI_PIXC_LK | TLI_G2     |        | EVENTOUT |
| PA7      |             | TIMER0_CH0 _ON         | TIMER2_CH1 | TIMER7_C H0_ON |               | SPI0_MO SI        |                  |            |           | TIMER13_CH0 |               | ETH_MII_RX_DV/ETH_RMII_CRS_DV   | EXMC_S DNWE |            |        | EVENTOUT |
| PA8      | CK_OUT_0    | TIMER0_CH0             |            |                | I2C2_SCL      |                   |                  | USART0_CK  |           | CTC_SYN C   | USBFS_S OF    |                                 | SDIO_D_1    |            | TLI_R6 | EVENTOUT |
| PA9      |             | TIMER0_CH1             |            |                | I2C2_SM BA    | SPI1_SCK /I2S1_CK | SAI0_SD_1        | USART0_TX  |           |             |               |                                 | SDIO_D_2    | DCI_D0     |        | EVENTOUT |
| PA10     |             | TIMER0_CH2             |            |                | I2C2_TXF RAME |                   | SPI4_MOS_I       | USART0_RX  |           |             | USBFS_ID      |                                 |             | DCI_D1     |        | EVENTOUT |
| PA11     |             | TIMER0_CH3             |            |                |               |                   | SPI3_MISO        | USART0_CTS | USART5_TX | CAN0_RX     | USBFS_DM      |                                 |             |            | TLI_R4 | EVENTOUT |
| PA12     |             | TIMER0_ETI             |            |                |               |                   | SPI4_MISO        | USART0_RTS | USART5_RX | CAN0_TX     | USBFS_DP      |                                 |             |            | TLI_R5 | EVENTOUT |
| PA13     | JTMS/S WDIO |                        |            |                |               |                   |                  |            |           |             |               |                                 |             |            |        | EVENTOUT |
| PA14     | JTCK/S WCLK |                        |            |                |               |                   |                  |            |           |             |               |                                 |             |            |        | EVENTOUT |
| PA15     | JTDI        | TIMER1_CH0 /TIMER1_ETI |            |                |               | SPI0_NSS          | SPI2 NSS/I2S2_WS | USART0_TX  |           |             |               |                                 |             |            |        | EVENTOUT |

Table 2-10. Port B alternate functions summary

| Pin Name | AF0               | AF1                           | AF2            | AF3               | AF4              | AF5                       | AF6                       | AF7                   | AF8 | AF9             | AF10              | AF11                                     | AF12            | AF13          | AF14   | AF15     |
|----------|-------------------|-------------------------------|----------------|-------------------|------------------|---------------------------|---------------------------|-----------------------|-----|-----------------|-------------------|--|-----------------|---------------|--------|----------|
| PB0      |                   | TIMER0_C<br>H1_ON             | TIMER2_C<br>H2 | TIMER7_C<br>H1_ON |                  |                           | SPI4_SCK                  | SPI2_MOSI<br>/I2S2_SD |     | TLI_R3          | USBHS_U<br>LPI_D1 | ETH_MII_R<br>XD2                         | SDIO_D1         |               |        | EVENTOUT |
| PB1      |                   | TIMER0_C<br>H2_ON             | TIMER2_C<br>H3 | TIMER7_C<br>H2_ON | TIMER0_C<br>H2   |                           | SPI4_NSS                  |                       |     | TLI_R6          | USBHS_U<br>LPI_D2 | ETH_MII_R<br>XD3                         | SDIO_D2         |               |        | EVENTOUT |
| PB2      |                   | TIMER1_C<br>H3                |                |                   |                  |                           | SAI0_SD_0                 | SPI2_MOSI<br>/I2S2_SD |     |                 | USBHS_U<br>LPI_D4 |  | SDIO_C<br>K     |               |        | EVENTOUT |
| PB3      | JTDO/TRA<br>CESWO | TIMER1_C<br>H1                |                |                   |                  | SPI0_SCK                  | SPI2_SCK<br>/I2S2_CK      | USART0_R<br>X         |     | I2C1_SDA        |                   |  |                 |               |        | EVENTOUT |
| PB4      | NJTRST            |                               | TIMER2_C<br>H0 | TIMER7_C<br>H0    | I2C0_TXF<br>RAME | SPI0_MIS<br>O             | SPI2_MIS<br>O             | I2S2_ADD_<br>SD       |     | I2C2_SDA        |                   |  | SDIO_D0         |               |        | EVENTOUT |
| PB5      |                   |                               | TIMER2_C<br>H1 |                   | I2C0_SMB<br>A    | SPI0_MO<br>SI             | SPI2_MO<br>SI/I2S2_S<br>D | SPI0_NSS              |     | CAN1_RX         | USBHS_U<br>LPI_D7 | ETH_PPS_<br>OUT                          | EXMC_S<br>DCKE1 | DCI_D10       |        | EVENTOUT |
| PB6      |                   |                               | TIMER3_C<br>H0 |                   | I2C0_SCL         |                           | SPI5_MO<br>SI             | USART0_T<br>X         |     | CAN1_TX         |                   |  | EXMC_S<br>DNE1  | DCI_D5        |        | EVENTOUT |
| PB7      |                   |                               | TIMER3_C<br>H1 |                   | I2C0_SDA         |                           |                           | USART0_R<br>X         |     |                 |                   |  | EXMC_N<br>L     | DCI_VSY<br>NC |        | EVENTOUT |
| PB8      |                   | TIMER1_C<br>H0/TIMER<br>1_ETI | TIMER3_C<br>H2 | TIMER9_C<br>H0    | I2C0_SCL         | SPI5_NSS                  | SPI4_MO<br>SI             |                       |     | CAN0_RX         |                   | ETH_MII_T<br>XD3                         | SDIO_D4         | DCI_D6        | TLI_B6 | EVENTOUT |
| PB9      |                   | TIMER1_C<br>H1                | TIMER3_C<br>H3 | TIMER10_<br>CH0   | I2C0_SDA         | SPI1_NSS<br>/I2S1_WS      | SAI0_FS_<br>1             |                       |     | CAN0_TX         |                   |  | SDIO_D5         | DCI_D7        | TLI_B7 | EVENTOUT |
| PB10     |                   | TIMER1_C<br>H2                |                |                   | I2C1_SCL         | SPI1_SCK<br>/I2S1_CK      | I2S2_MCK                  | USART2_T<br>X         |     |                 | USBHS_U<br>LPI_D3 | ETH_MII_R<br>X_ER                        | SDIO_D7         |               | TLI_G4 | EVENTOUT |
| PB11     |                   | TIMER1_C<br>H3                |                |                   | I2C1_SDA         | I2S_CKIN                  |                           | USART2_R<br>X         |     |                 | USBHS_U<br>LPI_D4 | ETH_MII_T<br>X_EN/ETH_<br>RMII_TX_E<br>N |                 |               | TLI_G5 | EVENTOUT |
| PB12     |                   | TIMER0_B<br>RKIN              |                |                   | I2C1_SMB<br>A    | SPI1_NSS<br>/I2S1_WS      | SPI3_NSS                  | USART2_C<br>K         |     | CAN1_RX         | USBHS_U<br>LPI_D5 | ETH_MII_T<br>XD0/ETH_R<br>MII_TXD0       | USBHS_I<br>D    | SPI5_MIS<br>O |        | EVENTOUT |
| PB13     |                   | TIMER0_C<br>H0_ON             |                |                   | I2C1_TXF<br>RAME | SPI1_SCK<br>/I2S1_CK      | SPI3_SCK                  | USART2_C<br>TS        |     | CAN1_TX         | USBHS_U<br>LPI_D6 | ETH_MII_T<br>XD1/ETH_R<br>MII_TXD1       |                 |               |        | EVENTOUT |
| PB14     |                   | TIMER0_C<br>H1_ON             |                | TIMER7_C<br>H1_ON |                  | SPI1_MIS<br>O             | I2S1_ADD_<br>SD           | USART2_R<br>TS        |     | TIMER11_<br>CH0 |                   |  | USBHS_DM        |               |        | EVENTOUT |
| PB15     | RTC_REFI<br>N     | TIMER0_C<br>H2_ON             |                | TIMER7_C<br>H2_ON |                  | SPI1_MO<br>SI/I2S1_S<br>D |                           |                       |     | TIMER11_<br>CH1 |                   |  | USBHS_DP        |               |        | EVENTOUT |

Table 2-11. Port C alternate functions summary

| Pin Name | AF0      | AF1           | AF2         | AF3            | AF4      | AF5               | AF6                | AF7                | AF8        | AF9 | AF10            | AF11                        | AF12         | AF13   | AF14       | AF15     |
|----------|----------|---------------|-------------|----------------|----------|-------------------|--------------------|--------------------|------------|-----|-----------------|-----------------------------|--------------|--------|------------|----------|
| PC0      |          |               |             | TIMER7_C_H2_ON |          |                   | SAI0_MCL_K_1       |                    |            |     | USBHS_UL_PI_STP |                             | EXMC_S_DNWE  |        |            | EVENTOUT |
| PC1      |          |               |             |                |          | SPI2_MOSI_I2S2_SD | SAI0_SD_0          | SPI1_MO_SI/I2S1_SD |            |     |                 | ETH_MDC                     |              |        |            | EVENTOUT |
| PC2      |          |               |             |                |          | SPI1_MISO         | I2S1_ADD_SD        |                    |            |     | USBHS_UL_PI_DIR | ETH_MII_TX_D2               | EXMC_S_DNE0  |        |            | EVENTOUT |
| PC3      |          |               |             |                |          | SPI1_MOSI_I2S1_SD |                    |                    |            |     | USBHS_UL_PI_NXT | ETH_MII_TX_CLK              | EXMC_S_DCKE0 |        |            | EVENTOUT |
| PC4      |          |               |             |                |          |                   |                    |                    |            |     |                 | ETH_MII_RX_D0/ETH_RMII_RXD0 | EXMC_S_DNE0  |        |            | EVENTOUT |
| PC5      |          |               |             |                |          |                   |                    | USART2_RX          |            |     |                 | ETH_MII_RX_D1/ETH_RMII_RXD1 | EXMC_S_DCKE0 |        |            | EVENTOUT |
| PC6      |          | TIMER7_CH0_ON | TIMER2_C_H0 | TIMER7_C_H0    |          | I2S1_MCK          |                    |                    | USART5_T_X |     |                 |                             | SDIO_D6      | DCI_D0 | TLI_HS_YNC | EVENTOUT |
| PC7      |          |               | TIMER2_C_H1 | TIMER7_C_H1    |          | SPI1_SCK/I2S1_CK  | I2S2_MCK           |                    | USART5_R_X |     |                 |                             | SDIO_D7      | DCI_D1 | TLI_G6     | EVENTOUT |
| PC8      | TRACED_0 |               | TIMER2_C_H2 | TIMER7_C_H2    |          |                   |                    |                    | USART5_C_K |     |                 |                             | SDIO_D0      | DCI_D2 |            | EVENTOUT |
| PC9      | CK_OUT_1 | TIMER0_CH1_ON | TIMER2_C_H3 | TIMER7_C_H3    | I2C2_SDA | I2S_CKIN          |                    |                    |            |     |                 |                             | SDIO_D1      | DCI_D3 |            | EVENTOUT |
| PC10     |          |               |             |                |          |                   | SPI2_SCK/I2S2_CK   | USART2_TX          | UART3_TX   |     |                 |                             | SDIO_D2      | DCI_D8 | TLI_R2     | EVENTOUT |
| PC11     |          |               |             |                |          | I2S2_ADD_SD       | SPI2_MISO          | USART2_RX          | UART3_RX   |     |                 |                             | SDIO_D3      | DCI_D4 |            | EVENTOUT |
| PC12     |          |               |             |                | I2C1_SDA |                   | SPI2_MOS_I/I2S2_SD | USART2_CK          | UART4_TX   |     |                 |                             | SDIO_C_K     | DCI_D9 |            | EVENTOUT |
| PC13     |          |               |             |                |          | SPI0_SCK          |                    |                    |            |     |                 |                             |              |        |            | EVENTOUT |
| PC14     |          |               |             |                |          |                   |                    |                    |            |     |                 |                             |              |        |            | EVENTOUT |
| PC15     |          |               |             |                |          |                   |                    |                    |            |     |                 |                             |              |        |            | EVENTOUT |

Table 2-12. Port D alternate functions summary

| Pin Name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5       | AF6                | AF7 | AF8 | AF9     | AF10 | AF11 | AF12    | AF13 | AF14 | AF15     |
|----------|-----|-----|-----|-----|-----|-----------|--------------------|-----|-----|---------|------|------|---------|------|------|----------|
| PD0      |     |     |     |     |     | SPI3_MISO | SPI2_MOS_I/I2S2_SD |     |     | CAN0_RX |      |      | EXMC_D2 |      |      | EVENTOUT |

| Pin Name | AF0       | AF1           | AF2         | AF3            | AF4 | AF5               | AF6       | AF7              | AF8      | AF9     | AF10 | AF11 | AF12               | AF13     | AF14   | AF15     |
|----------|-----------|---------------|-------------|----------------|-----|-------------------|-----------|------------------|----------|---------|------|------|--------------------|----------|--------|----------|
| PD1      |           |               |             | TIMER7_C_H3_ON |     |                   |           | SPI1_NSS_I2S1_WS |          | CAN0_TX |      |      | EXMC_D3            |          |        | EVENTOUT |
| PD2      |           |               | TIMER2_E_TI |                |     |                   |           |                  | UART4_RX |         |      |      | SDIO_CMD           | DCI_D11  |        | EVENTOUT |
| PD3      | TRACED1   |               |             |                |     | SPI1_SCK_I2S1_CK  |           | USART1_CTS       |          |         |      |      | EXMC_CLK           | DCI_D5   | TLI_G7 | EVENTOUT |
| PD4      |           |               |             |                |     | I2C3_SCL          |           | USART1_RTS       |          |         |      |      | EXMC_NOE           |          |        | EVENTOUT |
| PD5      |           |               |             |                |     |                   |           | USART1_TX        |          |         |      |      | EXMC_NWE           |          |        | EVENTOUT |
| PD6      |           | TIMER0_CH2_ON |             |                |     | SPI2_MOSI_I2S2_SD | SAI0_SD_0 | USART1_RX        |          |         |      |      | EXMC_NWAIT         | DCI_D10  | TLI_B2 | EVENTOUT |
| PD7      |           |               |             |                |     |                   |           | USART1_CK        |          |         |      |      | EXMC_NE0/EXMC_NCE2 |          |        | EVENTOUT |
| PD8      |           |               |             |                |     |                   |           | USART2_TX        |          |         |      |      | EXMC_D13           |          |        | EVENTOUT |
| PD9      |           |               |             |                |     | SPI2 NSS          |           | USART2_RX        |          |         |      |      | EXMC_D14           |          |        | EVENTOUT |
| PD10     |           |               |             |                |     |                   |           | USART2_CK        |          |         |      |      | EXMC_D15           | SPI5_SCK | TLI_B3 | EVENTOUT |
| PD11     |           |               |             |                |     |                   |           | USART2_CTS       |          |         |      |      | EXMC_A16/EXMC_CLE  |          |        | EVENTOUT |
| PD12     |           | TIMER0_CH1    | TIMER3_C_H0 |                |     |                   |           | USART2_RTS       |          |         |      |      | EXMC_A17/EXMC_ALE  |          |        | EVENTOUT |
| PD13     |           |               | TIMER3_C_H1 |                |     |                   |           |                  |          |         |      |      | EXMC_A18           |          |        | EVENTOUT |
| PD14     |           |               | TIMER3_C_H2 | TIMER7_C_H1    |     |                   |           |                  |          |         |      |      | EXMC_D0            |          |        | EVENTOUT |
| PD15     | CTC_SYN_C |               | TIMER3_C_H3 |                |     |                   |           | USART2_RX        |          |         |      |      | EXMC_D1            |          |        | EVENTOUT |

Table 2-13. Port E alternate functions summary

| Pin Name | AF0      | AF1            | AF2         | AF3         | AF4 | AF5       | AF6          | AF7 | AF8      | AF9 | AF10 | AF11          | AF12       | AF13   | AF14 | AF15     |
|----------|----------|----------------|-------------|-------------|-----|-----------|--------------|-----|----------|-----|------|---------------|------------|--------|------|----------|
| PE0      |          |                | TIMER3_E_TI |             |     | SPI0_MOSI |              |     | UART7_RX |     |      |               | EXMC_NB_L0 | DCI_D2 |      | EVENTOUT |
| PE1      |          | TIMER0_C_H1_ON |             | TIMER7_C_H3 |     |           |              |     | UART7_TX |     |      |               | EXMC_NB_L1 | DCI_D3 |      | EVENTOUT |
| PE2      | TRACECLK |                |             |             |     | SPI3_SCK  | SAI0_MCL_K_0 |     |          |     |      | ETH_MII_T_XD3 | EXMC_A23   |        |      | EVENTOUT |

| <b>Pin Name</b> | <b>AF0</b> | <b>AF1</b>     | <b>AF2</b>  | <b>AF3</b>  | <b>AF4</b> | <b>AF5</b> | <b>AF6</b> | <b>AF7</b> | <b>AF8</b> | <b>AF9</b> | <b>AF10</b> | <b>AF11</b> | <b>AF12</b> | <b>AF13</b> | <b>AF14</b> | <b>AF15</b> |
|-----------------|------------|----------------|-------------|-------------|------------|------------|------------|------------|------------|------------|-------------|-------------|-------------|-------------|-------------|-------------|
| PE3             | TRACED0    |                |             |             |            |            | SAI0_SD_1  |            |            |            |             |             | EXMC_A19    |             |             | EVENTOUT    |
| PE4             | TRACED1    |                |             |             |            | SPI3_NSS   | SAI0_FS_0  |            |            |            |             |             | EXMC_A20    | DCI_D4      | TLI_B0      | EVENTOUT    |
| PE5             | TRACED2    |                |             | TIMER8_C_H0 |            | SPI3_MISO  | SAI0_SCK_0 | SPI0_MISO  |            |            |             |             | EXMC_A21    | DCI_D6      | TLI_G0      | EVENTOUT    |
| PE6             | TRACED3    |                |             | TIMER8_C_H1 |            | SPI3_MOSI  | SAI0_SD_0  |            |            |            |             |             | EXMC_A22    | DCI_D7      | TLI_G1      | EVENTOUT    |
| PE7             |            | TIMER0_E_T1    | TIMER0_C_H1 |             |            |            |            |            | UART6_RX   |            |             |             | EXMC_D4     |             |             | EVENTOUT    |
| PE8             |            | TIMER0_C_H0_ON |             |             |            |            |            | USART2_TX  | UART6_TX   |            |             |             | EXMC_D5     | SPI5_IO2    |             | EVENTOUT    |
| PE9             |            | TIMER0_C_H0    |             |             |            |            |            |            |            |            |             |             | EXMC_D6     |             |             | EVENTOUT    |
| PE10            |            | TIMER0_C_H1_ON |             |             |            |            |            |            |            |            |             |             | EXMC_D7     |             |             | EVENTOUT    |
| PE11            |            | TIMER0_C_H1    |             |             |            | SPI3_NSS   | SPI4_NSS   |            |            |            |             |             | EXMC_D8     |             | TLI_G3      | EVENTOUT    |
| PE12            |            | TIMER0_C_H2_ON |             |             |            | SPI3_SCK   | SPI4_SCK   |            |            |            |             |             | EXMC_D9     |             | TLI_B4      | EVENTOUT    |
| PE13            |            | TIMER0_C_H2    |             |             |            | SPI3_MISO  | SPI4_MISO  |            |            |            |             |             | EXMC_D10    |             | TLI_DE      | EVENTOUT    |
| PE14            |            | TIMER0_C_H3    |             |             |            | SPI3_MOSI  | SPI4_MOSI  |            |            |            |             |             | EXMC_D11    |             | TLI_PIXC_LK | EVENTOUT    |
| PE15            |            | TIMER0_B_RKIN  |             |             |            |            |            |            |            |            |             |             | EXMC_D12    |             | TLI_R7      | EVENTOUT    |

**Table 2-14. Port F alternate functions summary**

| <b>Pin Name</b> | <b>AF0</b> | <b>AF1</b> | <b>AF2</b> | <b>AF3</b> | <b>AF4</b>   | <b>AF5</b> | <b>AF6</b> | <b>AF7</b> | <b>AF8</b> | <b>AF9</b> | <b>AF10</b> | <b>AF11</b> | <b>AF12</b> | <b>AF13</b> | <b>AF14</b> | <b>AF15</b> |
|-----------------|------------|------------|------------|------------|--------------|------------|------------|------------|------------|------------|-------------|-------------|-------------|-------------|-------------|-------------|
| PF0             | CTC_SYN_C  |            |            |            | I2C1_SDA     |            | I2C4_SDA   |            |            |            |             |             | EXMC_A0     |             |             | EVENTOUT    |
| PF1             |            |            |            |            | I2C1_SCL     |            | I2C4_SCL   |            |            |            |             |             | EXMC_A1     |             |             | EVENTOUT    |
| PF2             |            |            |            |            | I2C1_SMB_A   |            | I2C4_SMB_A |            |            |            |             |             | EXMC_A2     |             |             | EVENTOUT    |
| PF3             |            |            |            |            | I2C1_TXFRAME | SPI2_NSS   |            |            |            |            |             |             | EXMC_A3     |             |             | EVENTOUT    |
| PF4             |            |            |            |            |              |            |            |            |            |            |             |             | EXMC_A4     |             |             | EVENTOUT    |

| Pin Name | AF0 | AF1         | AF2 | AF3         | AF4        | AF5       | AF6          | AF7 | AF8      | AF9         | AF10 | AF11 | AF12         | AF13    | AF14   | AF15     |
|----------|-----|-------------|-----|-------------|------------|-----------|--------------|-----|----------|-------------|------|------|--------------|---------|--------|----------|
| PF5      |     |             |     |             |            |           |              |     |          |             |      |      | EXMC_A5      |         |        | EVENTOUT |
| PF6      |     |             |     | TIMER9_C_H0 |            | SPI4_NSS  | SAI0_SD_1    |     | UART6_RX |             |      |      | EXMC_NI_ORD  |         |        | EVENTOUT |
| PF7      |     |             |     | TIMER10_CH0 |            | SPI4_SCK  | SAI0_MCL_K_1 |     | UART6_TX |             |      |      | EXMC_NR_EG   |         |        | EVENTOUT |
| PF8      |     |             |     |             |            | SPI4_MISO | SAI0_SCK_1   |     |          | TIMER12_CH0 |      |      | EXMC_NI_OWR  |         |        | EVENTOUT |
| PF9      |     |             |     |             |            | SPI4_MOSI | SAI0_FS_1    |     |          | TIMER13_CH0 |      |      | EXMC_CD      |         |        | EVENTOUT |
| PF10     |     |             |     |             | I2C5_SMB_A |           |              |     |          |             |      |      | EXMC_INT_R   | DCI_D11 | TLI_DE | EVENTOUT |
| PF11     |     |             |     |             | I2C5_SCL   | SPI4_MOSI |              |     |          |             |      |      | EXMC_SD_NRAS | DCI_D12 |        | EVENTOUT |
| PF12     |     |             |     |             | I2C5_SDA   |           |              |     |          |             |      |      | EXMC_A6      |         |        | EVENTOUT |
| PF13     |     |             |     |             | I2C3_SMB_A |           |              |     |          |             |      |      | EXMC_A7      |         |        | EVENTOUT |
| PF14     |     |             |     |             | I2C3_SCL   | SPI1_MOSI |              |     |          |             |      |      | EXMC_A8      |         |        | EVENTOUT |
| PF15     |     | TIMER0_C_H3 |     |             | I2C3_SDA   |           |              |     |          |             |      |      | EXMC_A9      |         |        | EVENTOUT |

**Table 2-15. Port G alternate functions summary**

| Pin Name | AF0 | AF1            | AF2 | AF3         | AF4      | AF5 | AF6        | AF7 | AF8 | AF9 | AF10 | AF11 | AF12       | AF13      | AF14   | AF15     |
|----------|-----|----------------|-----|-------------|----------|-----|------------|-----|-----|-----|------|------|------------|-----------|--------|----------|
| PG0      |     | TIMER0_C_H3_ON |     |             | I2C3_SDA |     |            |     |     |     |      |      | EXMC_A1_0  |           |        | EVENTOUT |
| PG1      |     |                |     | TIMER7_C_H2 | I2C3_SCL |     |            |     |     |     |      |      | EXMC_A1_1  |           |        | EVENTOUT |
| PG2      |     |                |     |             |          |     |            |     |     |     |      |      | EXMC_A1_2  |           |        | EVENTOUT |
| PG3      |     |                |     |             |          |     |            |     |     |     |      |      | EXMC_A1_3  |           |        | EVENTOUT |
| PG4      |     |                |     |             |          |     |            |     |     |     |      |      | EXMC_A1_4  | SPI5_NS_S |        | EVENTOUT |
| PG5      |     |                |     |             |          |     |            |     |     |     |      |      | EXMC_A1_5  |           |        | EVENTOUT |
| PG6      |     |                |     |             |          |     | I2C4_SMB_A |     |     |     |      |      | EXMC_INT_2 | DCI_D12   | TLI_R7 | EVENTOUT |

| Pin Name | AF0     | AF1 | AF2 | AF3 | AF4        | AF5       | AF6       | AF7       | AF8        | AF9    | AF10 | AF11                         | AF12                  | AF13       | AF14   | AF15     |
|----------|---------|-----|-----|-----|------------|-----------|-----------|-----------|------------|--------|------|------------------------------|-----------------------|------------|--------|----------|
| PG7      |         |     |     |     |            | I2C4_SCL  |           | USART5_CK |            |        |      | EXMC_INT3                    | DCI_D13               | TLI_PIXCLK |        | EVENTOUT |
| PG8      |         |     |     |     |            | SPI5_NSS  | I2C4_SDA  |           | USART5_RTS |        |      | ETH_PPS_OUT                  | EXMC_SD_CLK           |            |        | EVENTOUT |
| PG9      |         |     |     |     |            |           |           |           | USART5_RX  |        |      |                              | EXMC_NE1/EXMC_NCE3    | DCI_VSYNC  |        | EVENTOUT |
| PG10     |         |     |     |     |            | SPI5_IO2  |           |           |            | TLI_G3 |      |                              | EXMC_NC_E3_0/EXMC_NE2 | DCI_D2     | TLI_B2 | EVENTOUT |
| PG11     |         |     |     |     |            | SPI5_IO3  | SPI3_SCK  |           |            |        |      | ETH_MII_TX_EN/ETH_RMII_TX_EN | EXMC_NC_E3_1          | DCI_D3     | TLI_B3 | EVENTOUT |
| PG12     |         |     |     |     |            | SPI5_MISO | SPI3_MISO |           | USART5_RTS | TLI_B4 |      |                              | EXMC_NE3              |            | TLI_B1 | EVENTOUT |
| PG13     | TRACED2 |     |     |     |            | SPI5_SCK  | SPI3_MOSI |           | USART5_CTS |        |      | ETH_MII_TXD0/ETH_RMII_TXD0   | EXMC_A24              |            |        | EVENTOUT |
| PG14     | TRACED3 |     |     |     | I2C4_SCL   | SPI5_MOSI | SPI3 NSS  |           | USART5_TX  |        |      | ETH_MII_TXD1/ETH_RMII_TXD1   | EXMC_A25              |            |        | EVENTOUT |
| PG15     |         |     |     |     | I2C5_SMB_A |           |           |           | USART5_CTS |        |      |                              | EXMC_SD_NCAS          | DCI_D13    |        | EVENTOUT |

Table 2-16. Port H alternate functions summary

| Pin Name | AF0 | AF1 | AF2 | AF3 | AF4          | AF5      | AF6 | AF7 | AF8 | AF9 | AF10           | AF11        | AF12         | AF13     | AF14   | AF15     |
|----------|-----|-----|-----|-----|--------------|----------|-----|-----|-----|-----|----------------|-------------|--------------|----------|--------|----------|
| PH0      |     |     |     |     |              |          |     |     |     |     |                |             |              |          |        | EVENTOUT |
| PH1      |     |     |     |     |              |          |     |     |     |     |                |             |              |          |        | EVENTOUT |
| PH2      |     |     |     |     |              |          |     |     |     |     |                | ETH_MII_CRS | EXMC_SD_CKE0 |          | TLI_R0 | EVENTOUT |
| PH3      |     |     |     |     | I2C1_TXFRAME |          |     |     |     |     |                | ETH_MII_COL | EXMC_SD_NE0  |          | TLI_R1 | EVENTOUT |
| PH4      |     |     |     |     | I2C1_SCL     | SPI5_SCK |     |     |     |     | USBHS_ULPI_NXT |             |              | SPI5_IO3 |        | EVENTOUT |
| PH5      |     |     |     |     | I2C1_SDA     | SPI4_NSS |     |     |     |     |                | EXMC_SD_NWE |              |          |        | EVENTOUT |

| <b>Pin Name</b> | <b>AF0</b> | <b>AF1</b> | <b>AF2</b> | <b>AF3</b>     | <b>AF4</b>   | <b>AF5</b> | <b>AF6</b> | <b>AF7</b> | <b>AF8</b> | <b>AF9</b>  | <b>AF10</b> | <b>AF11</b>   | <b>AF12</b>  | <b>AF13</b> | <b>AF14</b> | <b>AF15</b> |
|-----------------|------------|------------|------------|----------------|--------------|------------|------------|------------|------------|-------------|-------------|---------------|--------------|-------------|-------------|-------------|
| PH6             |            |            |            |                | I2C1_SMB_A   | SPI4_SCK   |            |            |            | TIMER11_CH0 |             | ETH_MII_R_XD2 | EXMC_SD_NE1  | DCI_D8      |             | EVENTOUT    |
| PH7             |            |            |            |                | I2C2_SCL     | SPI4_MISO  |            |            |            |             |             | ETH_MII_R_XD3 | EXMC_SD_CKE1 | DCI_D9      |             | EVENTOUT    |
| PH8             |            |            |            |                | I2C2_SDA     | I2C3_SMB_A |            |            |            |             |             |               | EXMC_D16     | DCI_HSYNC   | TLI_R2      | EVENTOUT    |
| PH9             |            |            |            |                | I2C2_SMB_A   |            |            |            |            | TIMER11_CH1 |             |               | EXMC_D17     | DCI_D0      | TLI_R3      | EVENTOUT    |
| PH10            |            |            | TIMER4_CH0 |                | I2C2_TXFRAME |            |            |            |            |             |             |               | EXMC_D18     | DCI_D1      | TLI_R4      | EVENTOUT    |
| PH11            |            |            | TIMER4_CH1 |                |              | I2C3_SCL   |            |            |            |             |             |               | EXMC_D19     | DCI_D2      | TLI_R5      | EVENTOUT    |
| PH12            |            |            | TIMER4_CH2 |                |              | I2C3_SDA   |            |            |            |             |             |               | EXMC_D20     | DCI_D3      | TLI_R6      | EVENTOUT    |
| PH13            |            |            |            | TIMER7_C_H0_ON |              |            |            |            |            | CAN0_TX     |             |               | EXMC_D21     |             | TLI_G2      | EVENTOUT    |
| PH14            |            |            |            | TIMER7_C_H1_ON | I2C5_SCL     |            |            |            |            |             |             |               | EXMC_D22     | DCI_D4      | TLI_G3      | EVENTOUT    |
| PH15            |            |            |            | TIMER7_C_H2_ON | I2C5_SDA     |            |            |            |            |             |             |               | EXMC_D23     | DCI_D11     | TLI_G4      | EVENTOUT    |

**Table 2-17. Port I alternate functions summary**

| <b>Pin Name</b> | <b>AF0</b> | <b>AF1</b>  | <b>AF2</b>  | <b>AF3</b>    | <b>AF4</b> | <b>AF5</b>         | <b>AF6</b>        | <b>AF7</b> | <b>AF8</b> | <b>AF9</b> | <b>AF10</b> | <b>AF11</b> | <b>AF12</b> | <b>AF13</b> | <b>AF14</b> | <b>AF15</b> |
|-----------------|------------|-------------|-------------|---------------|------------|--------------------|-------------------|------------|------------|------------|-------------|-------------|-------------|-------------|-------------|-------------|
| PI0             |            |             | TIMER4_C_H3 |               |            | SPI1_NSS/I_2S1_WS  |                   |            |            |            |             |             | EXMC_D24    | DCI_D13     | TLI_G5      | EVENTOUT    |
| PI1             |            |             |             |               |            | SPI1_SCK/I_2S1_CK  | SPI1_NSS/I_2S1_WS |            |            |            |             |             | EXMC_D25    | DCI_D8      | TLI_G6      | EVENTOUT    |
| PI2             |            |             |             | TIMER7_C_H3   |            | SPI1_MISO          | I2S1_ADD_SD       |            |            |            |             |             | EXMC_D26    | DCI_D9      | TLI_G7      | EVENTOUT    |
| PI3             |            | TIMER0_C_H0 |             | TIMER7_E_TI   |            | SPI1_MOSI/I_2S1_SD |                   |            |            |            |             |             | EXMC_D27    | DCI_D10     |             | EVENTOUT    |
| PI4             |            |             |             | TIMER7_B_RKIN |            | SPI4_MOSI          |                   |            |            |            |             |             | EXMC_NBL2   | DCI_D5      | TLI_B4      | EVENTOUT    |
| PI5             |            |             |             | TIMER7_C_H0   | I2C5_SCL   | SPI2_MOSI          |                   |            |            |            |             |             | EXMC_NBL3   | DCI_VSYNC   | TLI_B5      | EVENTOUT    |
| PI6             |            |             |             | TIMER7_C_H1   |            |                    |                   |            |            |            |             |             | EXMC_D28    | DCI_D6      | TLI_B6      | EVENTOUT    |
| PI7             |            |             |             | TIMER7_C_H2   | I2C5_SDA   |                    |                   |            |            |            |             |             | EXMC_D29    | DCI_D7      | TLI_B7      | EVENTOUT    |

| Pin Name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9     | AF10           | AF11          | AF12     | AF13 | AF14       | AF15     |
|----------|-----|-----|-----|-----|-----|-----|-----|-----|-----|---------|----------------|---------------|----------|------|------------|----------|
| PI8      |     |     |     |     |     |     |     |     |     |         |                |               |          |      |            | EVENTOUT |
| PI9      |     |     |     |     |     |     |     |     |     | CANO_RX |                |               | EXMC_D30 |      | TLI_VSY_NC | EVENTOUT |
| PI10     |     |     |     |     |     |     |     |     |     |         |                | ETH_MII_RX_ER | EXMC_D31 |      | TLI_HSY_NC | EVENTOUT |
| PI11     |     |     |     |     |     |     |     |     |     |         | USBHS_ULPI_DIR |               |          |      |            | EVENTOUT |

### 3. Functional description

#### 3.1. Arm® Cortex®-M33 core

The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The characteristics of integrated and advanced make the Cortex®-M33 processor suitable for market products that require microcontrollers with high performance and low power consumption. The Cortex®-M33 processor is based on the Armv8 architecture and supports a powerful and scalable instruction set including general data processing I/O control tasks, advanced data processing bit field manipulations and DSP. Some system peripherals listed below are also provided by Cortex®-M33:

- Internal Bus Matrix connected with Code bus, System bus, and Private Peripheral Bus (PPB) and debug accesses
- Nested Vectored Interrupt Controller (NVIC)
- Breakpoint Unit (BPU)
- Data Watchpoint and Trace (DWT)
- Instrumentation Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)
- Memory Protection Unit (MPU)
- Floating Point Unit (FPU)
- DSP Extension (DSP)

#### 3.2. System Security

The GD32F527xx is designed with a comprehensive set of system security features. System security features cover several aspects, including firmware intellectual property protection, device private data protection, and service execution assurance. The key system security features are as follows.

- Memory protections:
  - System FLASH protection.
  - User FLASH protection.
  - SRAM protection.
  - Trusted code protection.
  - Password protection.
  - External SDRAM, Nand-Flash and Nor-Flash protection.
- Boot protection:
  - Unique boot entry.
  - Secure boot.
- Debugging security:
  - Limit debugging.

- Disable the debugging function.
- Encryption and random numbers.
  - Public key cryptographic acceleration unit (PKCAU).
  - Hash acceleration unit (HAU).
  - Cryptographic acceleration unit (CAU).

### **3.3. On-chip memory**

- Up to 7680KB of main flash memory with ECC for instruction and data
- The region of the MCU executing instructions without waiting time is up to 2048K bytes (in case that Flash size equal to 2048K, all memory is no waiting time). A long delay when CPU fetches the instructions out of the range.
- For flash memory structure with only Bank0 and Bank1\_EX, the memory mapping swap is not supported.
- 64B OTP0 (One-time program) block used for user data storage. Additional 128K bytes OTP1 and 128B OTP2.
- 2B One-time programmable nonvolatile EFUSE storage cells.
- Up to 512 KB SRAM for SRAM0, SRAM1 and SRAM2 with ECC.
- Up to 512KB ADDSRAM with ECC.
- Up to 64KB TCMSRAM with ECC.
- Support RAM ECC monitor for each Region.

For GD32F527xx with flash no more than 7680KB, with 16K bytes of 8 sectors, 64K bytes of 2 sectors, 128K bytes of 30 sectors, 256K bytes of 14 sectors. Each sector can be erased individually. The flash memory structure is divided into 4MB dual bank, 2MB dual bank, 1MB single bank, and 512KB single bank, each of which has bank1 extended flash (Bank1\_Ex). The Bank1\_Ex starts at 0x08400000 and operates in the same way as Bank1.

The GD32F527xx series contain up to 512KB of on-chip SRAM (SRAM0, SRAM1, SRAM2), 512KB of ADDSRAM and up to 64KB TCMSRAM. All of AHB SRAM support byte, half-word (16 bits), and word (32 bits) accesses. TCMSRAM is the tightly-coupled memory SRAM. SRAM0, SRAM1 and SRAM2 are on-chip static random access memories. ADDSRAM is the additional SRAM, which is available only in some particular GD32F527xx devices. The additional 4KB of backup SRAM (BKP SRAM) is implemented in the backup domain, which can keep its content even when the VDD power supply is down. [Table 2-3. GD32F527xx memory map](#) shows the memory map of the GD32F527xx series of devices, including Flash, SRAM, peripheral, and other pre-defined regions.

### **3.4. Clock, reset and supply management**

- Internal 16 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 32 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL

- 1.71 to 3.6V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the two AHB domains are 200 MHz. The maximum frequency of the two APB domains including APB1 is 50 MHz and APB2 is 100 MHz. See [Figure 2-7. GD32F527xx clock tree](#) for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components except for the SW-DP controller and the Backup domain. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 1.66V and down to 1.62V. The device remains in reset mode when  $V_{DD}$  is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- $V_{DD}$  range: 1.71V to 3.6V, external power supply for I/Os and the internal regulator. Provided externally through  $V_{DD}$  pins
- $V_{SSA}, V_{DDA}$  range: 1.71V to 3.6V, external analog power supplies for ADC, reset blocks, RCs and PLL.  $V_{DDA}$  and  $V_{SSA}$  must be connected to  $V_{DD}$  and  $V_{SS}$ , respectively
- $V_{BAT}$  range: 1.71V to 3.6V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when  $V_{DD}$  is not present

### 3.5. Boot modes

At startup, boot pins are used to select one of four boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM
- Boot from OTP1

GD32F527xx devices provide three kinds of boot sources which can be selected by the BOOT0 and BOOT1 pins. The details are shown in the following table. The value on the two pins is latched on the 4th rising edge of CK\_SYS after a reset. It is up to the user to set the BOOT0 and BOOT1 pins after a power-on reset or a system reset to select the required boot source. Once the two pins have been sampled, they are free and can be used for other purposes.

**Table 3-1. Boot modes**

| Security Protection | EFUSE |         | Boot pad |       | BOOT_MO DE[2:0] | Boot Select |
|---------------------|-------|---------|----------|-------|-----------------|-------------|
|                     | NBTSB | BTFOSEL | BOOT0    | BOOT1 |                 |             |

|   |   |   |   |   |     |            |
|---|---|---|---|---|-----|------------|
| no protection/<br>Protection level<br>low | 0 | x | 1 | 1 | 011 | SRAM       |
| no protection/<br>Protection level<br>low | 0 | x | 1 | 0 | 001 | BootLoader |
| no protection/<br>Protection level<br>low | 0 | 0 | 0 | x | 000 | Main Flash |
| no protection/<br>Protection level<br>low | 0 | 1 | 0 | x | 101 | OTP1       |
| x   | 1 | 0 | x | x | 000 | Main Flash |
| x   | 1 | 1 | x | x | 101 | OTP1       |
| Protection level<br>high                  | x | 0 | x | x | 000 | Main Flash |
| Protection level<br>high                  | x | 1 | x | x | 101 | OTP1       |

The boot loader is located in non-user System memory. It is used to reprogram the Flash memory by using USART0 (PA9 and PA10), USART2 (PB10 and PB11, PC10 and PC11, PE8 and PD15), USBFS (PA11 PA12) in device mode. It also can be used to transfer and update the Flash memory code, the data and the vector table sections.

### 3.6. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

- **Sleep mode**

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt / event can wake up the system.

- **Deep-sleep mode**

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC16M, IRC48M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, RTC Tamper and TimeStamp event, the LVD output, ENET wakeup, RTC wakeup, I2C wakeup and USB wakeup. When exiting the deep-sleep mode, the IRC16M is selected as the system clock.

- **Standby mode**

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of

IRC16M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC, the FWDGT reset, and the rising edge on WKUP pin.

### 3.7. General-purpose and alternate-function I/Os (GPIO and AFIO)

- Up to 140 fast GPIOs, all mappable on 16 external interrupt lines, each pin weak pull-up/pull-down function
- Output push-pull/open drain enable control
- Analog input/output configuration
- Alternate function input/output configuration

GD32F527xx is up to 140 general purpose I / O pins (GPIO), named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15, PE0 ~ PE15, PF0 ~ PF15, PG0 ~ PG15, PH0 ~ PH15 and PI0 ~ PI11 for the device to implement logic input / output functions. Each GPIO port has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt / Event Controller Unit (EXTI).

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), input, peripheral alternate function or analog mode. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog mode.

### 3.8. CRC calculation unit (CRC)

- 32-bit data input and 32-bit data output register. Calculation period is 4 AHB clock cycles for 32-bit input data size from data entered to the calculation result available.
- Free 8-bit register is unrelated to calculation and can be used for any other goals by any other peripheral devices.
- Fixed polynomial: 0x4C11DB7:  
$$X^{32}+X^{26}+X^{23}+X^{22}+X^{16}+X^{12}+X^{11}+X^{10}+X^8+X^7+X^5+X^4+X^2+X+1$$

A cyclic redundancy check (CRC) is an error-detecting code commonly used in digital networks and storage devices to detect accidental changes to raw data. The CRC calculation unit can be used to calculate 32 bit CRC code with fixed polynomial.

### 3.9. True random number generator (TRNG)

- About 40 periods of TRNG\_CLK are needed between two consecutive random numbers
- 32-bit random value seed is generated from analog noise, so the random number is a true random number.

The true random number generator (TRNG) module can generate a 32-bit random value by using continuous analog noise.

### 3.10. Public Key Cryptographic Acceleration Unit (PKCAU)

- Support RSA / DH algorithms with up to 3136 bits of operands.
- Support ECC algorithm with up to 640 bits of operands.
- RSA modular exponentiation, RSA CRT exponentiation.
- ECC scalar multiplication, check point on elliptic curve.
- ECDSA (Elliptic Curve Digital Signature Algorithm) signature and verification.
- Support Montgomery multiplication, accelerate RSA, DH and ECC operations.
- Embedded RAM of 3584 bytes.
- Conversion between the Montgomery domain and the natural domain.
- PKCAU is a 32-bit peripheral, only 32-bit access is supported.

Public key encryption is also called asymmetric encryption, asymmetric encryption algorithms use different keys for encryption and decryption. The Public Key Cryptographic Acceleration Unit (PKCAU) can accelerate RSA (Rivest, Shamir and Adleman), Diffie-Hellmann (DH key exchange) and ECC (elliptic curve cryptography) in GF(p) (Galois domain). These operations are performed in the Montgomery domain to improve computational efficiency.

### 3.11. Hash Acceleration Unit (HAU)

- 32-bit AHB slave peripheral.
- High performance of computation of hash algorithms.
- Little-endian data representation.
- Multiple data types are supported, including no swapping, half-word swapping, byte swapping, and bit swapping with 32-bit data words.
- Automatic data padding to fill the 512-bit message block for digest computation.
- DMA transfer is supported.
- Hash / HMAC process suspended mode.

The hash acceleration unit is used for information security. The secure hash algorithm (SHA-1, SHA-224, SHA-256), the message-digest algorithm (MD5) and the keyed-hash message authentication code (HMAC) algorithm are supported for various applications. The digest will be computed and the length is 160 / 224 / 256 / 128 bits for a message up to  $(2^{64} - 1)$  bits computed by SHA-1, SHA-224, SHA-256 and MD5 algorithms respectively. In HMAC algorithm, SHA-1, SHA-224, SHA-256 or MD5 will be called twice as hash functions and authenticating messages can be produced.

### 3.12. Cryptographic Acceleration Unit (CAU)

- DES, TDES and AES encryption / decryption algorithms are supported.
- Multiple modes are supported respectively in DES, TDES and AES, including Electronic codebook (ECB), Cipher block chaining (CBC), Counter mode (CTR), Galois / counter mode (GCM), Galois message authentication code mode (GMAC), Counter with CBC-MAC (CCM), Cipher Feedback mode (CFB) and Output Feedback mode(OFB).
- DMA transfer for incoming and outgoing data is supported.

The cryptographic acceleration unit (CAU) is used to encipher and decipher data with DES, Triple-DES or AES (128, 192, or 256) algorithms. DES / TDES / AES algorithms with different key sizes are supported to perform data encryption and decryption in the CAU in multiple modes. The CAU is a 32-bit peripheral, DMA transfer is supported and data can be accessed in the input and output FIFO.

### 3.13. Direct memory access controller (DMA)

- Two AHB master interface for transferring data, and one AHB slave interface for programming DMA
- 16 channels (8 for DMA0 and 8 for DMA1) and each channel are configurable
- Support independent single, 4, 8, 16-beat incrementing burst memory and peripheral transfer
- Support independent 8, 16, 32-bit memory and peripheral transfer
- Peripherals supported: Timers, ADC, SPI, I2C, USART, UART, DAC, I2S, SDIO, SAI, CAU, HAU and DCI.

The direct memory access (DMA) controller provides a hardware method of transferring data between peripherals and/or memory without intervention from the MCU, thereby increasing system performance by off-loading the MCU from copying large amounts of data and avoiding frequent interrupts to serve peripherals needing more data or having available data.

Two AHB master interfaces and eight four-word depth 32-bit width FIFOs are presented in each DMA controller, which achieves a high DMA transmission performance. There are 16 independent channels in the DMA controller (8 for DMA0 and 8 for DMA1). Each channel is assigned a specific or multiple target peripheral devices for memory access request management. Two arbiters respectively for memory and peripheral are implemented inside to handle the priority among DMA requests.

### 3.14. Analog to digital converter (ADC)

- 12-bit ADC conversion rate is up to 2.6 MSPS.
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution for ADC.
- In ADC0 and ADC1, Oversampling ratio arbitrarily adjustable from 2x to 1024X.

- Oversampling ratio arbitrarily adjustable from 2x to 256X.
- ADC supply requirements: 2.6V to 3.6V, and typical power supply voltage is 3.3V.
- ADC input voltage range:  $V_{REFN} \leq V_{IN} \leq V_{REFP}$
- Temperature sensor

A 12-bit successive approximation analog-to-digital converter module(ADC) is integrated on the MCU chip, which can sample analog signals from 16 external channels and 2 internal channels and the battery voltage (VBAT) channel. The 19 ADC sampling channels all support a variety of operation modes. After sampling and conversion, the conversion results can be stored in the corresponding data registers according to the least significant bit(LSB) alignment or the most significant(MSB) bit alignment. An on-chip hardware oversample scheme improves performances and reduces the computational burden of MCU. For motors, power supplies and other applications that have a higher demand for ADC, you can contact our sales staff for more ADC details.

### 3.15. Digital to analog converter (DAC)

- The Digital-to-analog 8-bit or 12-bit resolution. Right or left data alignment.
- DMA support.
- Conversion update synchronously.
- Conversion triggered by external triggers.
- Configurable internal buffer.
- External voltage reference,  $V_{REFP}$
- Noise wave (LFSR noise mode and Triangle noise mode).
- Two DAC channels in concurrent mode.

The Digital-to-analog converter converts 12-bit digital data to a voltage on the external pins. The digital data can be configured in 8-bit or 12-bit mode, left-aligned or right-aligned mode. DMA can be used to update the digital data on external triggers. The output voltage can be optionally buffered for higher drive capability. The two DAC channels can work independently or concurrently.

### 3.16. Real time clock (RTC) and backup registers

- Daylight saving compensation supported by software
- External high-accurate low frequency (50Hz or 60Hz) clock used to achieve higher calendar accuracy performed by reference clock detection option function
- Atomic clock adjust (max adjust accuracy is 0.95PPM) for calendar calibration performed by digital calibration function
- Sub-second adjustment by shift function
- Time-stamp function for saving event time
- Two Tamper sources can be chosen and tamper type is configurable
- Programmable calendar and two field maskable alarms
- Maskable interrupt source:

- Alarm 0 and Alarm 1
- Time-stamp detection
- Tamper detection
- Auto wakeup event
- Twenty 32-bit (80 bytes total) universal backup registers which can keep data under power saving mode. Backup register will be reset if tamper event detected

The RTC provides a time which includes hour/minute/second/sub-second and a calendar includes year/month/day/week day. The time and calendar are expressed in BCD code except sub-second. Sub-second is expressed in binary code. Hour adjust for daylight saving time. Working in power saving mode and smart wakeup is software configurable. Support improving the calendar accuracy using extern accurate low frequency clock.

### **3.17. Timers and PWM generation**

- Two 16-bit Advanced timer (TIMER0 & TIMER7), two 16-bit General-L0 timers (TIMER2 & TIMER3), two 32-bit General-L0 timers (TIMER1 & TIMER4), two 16-bit General-L1 timers (TIMER8 & TIMER11), four 16-bit General-L2 timers (TIMER9, TIMER10, TIMER12, TIMER13) and two 16-bit Basic timer (TIMER5 & TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0 & TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer, can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 & TIMER4 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 & TIMER3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER8 ~ TIMER13 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer (TIMER1~4) also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 & TIMER6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F527xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 32 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

### 3.18. Universal synchronous/asynchronous receiver transmitter (USART/UART)

- Maximum speed up to 12.5 MBits/s for USART0 and USART5 PLCK2 is 100MHz and oversampling is by 8.
- Maximum speed up to 6.25 MBits/s for USART1/2 and UART3/4/6/7 when PLCK1 is 50MHz and oversampling is by 8.
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1, USART2, USART5) and UART (UART3, UART4, UART6, UART7) are used to transfer data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART/UART transmitter and receiver.

### 3.19. Inter-integrated circuit (I2C)

The GD32F527xx device supports six I2C interfaces, which are different in design from the I2C0/1/2 and I2C3/4/5.

The I2C (inter-integrated circuit) module provides an I2C interface which is an industry standard two-line serial interface for MCU to communicate with external I2C interface. I2C bus uses two serial lines: a serial data line, SDA, and a serial clock line, SCL. The I2C interface implements standard I2C protocol with standard mode (up to 100KHz), fast mode (up to 400KHz) and fast mode plus (up to 1MHz, only for I2C3/4/5) as well as CRC calculation and checking, SMBus (system management bus), and PMBus (power management bus).

#### I2C0~2:

- Supports standard-mode (up to 100 kHz) and fast-mode (up to 400 kHz).
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode
- SMBus 2.0 and PMBus compatible
- Supports SAM\_V mode.
- Supports DMA mode.

#### I2C3~5:

- Supports 7-bit and 10-bit addressing and general call addressing.
- Multiple 7-bit slave addresses (2 address, 1 with configurable mask).
- Programmable setup time and hold time.
- Supports standard mode (up to 100 kHz) and fast mode (up to 400 kHz) and fast mode plus (up to 1MHz, I2CxFMP (x = 3,4,5) must be enabled in SYSCFG\_CFG1).
- Supports DMA mode.
- SMBus 3.0 and PMBus 1.3 compatible.
- Programmable analog and digital noise filters.
- Wakeup from sleep mode and Deep-sleep mode on I2C address match.
- Independent clock from PCLK.

## 3.20. Serial peripheral interface (SPI)

- Master or slave operation with full-duplex or simplex mode
- Separate transmit and receive buffer, 16-bits wide
- Data frame size can be 8 or 16 bits
- Bit order can be LSB first or MSB first
- Software and hardware NSS management
- Hardware CRC calculation, transmission and checking
- Transmission and reception using DMA
- SPI TI mode supported
- Quad-SPI configuration available in master mode (only in SPI5)

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is also supported in SPI5.

### 3.21. Inter-IC sound (I2S)

- Master or slave operation with transmission or reception mode
- Master or slave operation with full-duplex mode (only in SPI1 and SPI2)
- Four I2S standards supported: Phillips, MSB justified, LSB justified and PCM standard
- Data length can be 16 bits, 24 bits or 32 bits
- Channel length can be 16 bits or 32 bits
- Transmission and reception using a 16 bits wide buffer
- Audio sample frequency can be 8 kHz to 192 kHz using I2S clock divider
- Programmable idle state clock polarity
- Master clock (MCK) can be output
- Transmission and reception using DMA

The inter-IC sound (I2S) supports four audio standards: I2S Phillips standard, MSB justified standard, LSB justified standard, and PCM standard. I2S works at either master or slave mode for transmission and reception. (By using two extra I2S modules called I2S1\_ADD and I2S2\_ADD, I2S full duplex mode is also supported in SPI1 and SPI2.). The audio sampling frequencies from 8 KHz to 192 KHz is supported.

### 3.22. Digital camera interface (DCI)

- Support for CCIR656 video interface as well as traditional sensor interface
- Digital video/picture capture
- 8/10/12/14 data width supported
- High transfer efficiency with DMA interface
- Video/picture crop supported
- Various pixel digital encoding formats supported including YCbCr422 / RGB565
- JPEG compression format supported
- Hard/embedded synchronous signals supported

DCI is an 8-bit to 14-bit parallel interface that able to capture video or picture from a camera via Digital Camera Interface. It supports 8/10/12/14-bits data width through DMA operation.

DCI supports various color space such as YUV/RGB, as well as compression format such as JPEG. Support CCIR656 video decoder formats and perform additional processing of the image.

### 3.23. TFT LCD interface (TLI)

- Supports up to 24-bits data output per pixel
- Supports up to 2048 x 2048 resolution
- Support various pixel formats: ARGB8888, RGB888, RGB565, etc
- Support CLUT (Color Look-Up-Table) and Color-Keying format

The TFT LCD interface provides a parallel digital RGB (Red, Green and Blue) and signals for horizontal, vertical synchronization, pixel clock and data enable as output to interface directly to a variety of LCD (Liquid Crystal Display) and TFT (Thin Film Transistor) panels. A built-in DMA engine continuously move data from system memory to TLI and then, output to an external LCD display. Two separate layers are supported in TLI, as well as layer window and blending function.

### 3.24. Serial Audio Interface (SAI)

- Two independent audio sub-blocks
- Each audio sub-block can be configured as any of the master/slave and transmitter/receiver combination with 8-word FIFO
- Local clock divider logic to satisfy the various audio sampling rates
- Flexible audio protocol configuration such as I2S, PCM/DSP, AC'97, LSB or MSB-justified and TDM
- PDM interface, supporting up to 3 microphone pairs
- Mono/Stereo audio capability with mute option
- Frame Synchronization configuration (active level, active length and offset)
- Each audio frame contains up to 16 configurable slots
- Slot length is flexible, and can be configured as active or inactive
- Each slot can hold a data of size 8-, 10-, 16-, 20-, 24-, and 32-bits with configurable first bit offset, and configurable LSB or MSB data transfer
- Two independent DMA interface for each audio sub-block. Support slave mode with a frequency up to 4MHz

The Serial Audio Interface (SAI) is designed to target a wide range of commonly used audio protocols, both in mono and stereo modes, such as I2S, PCM/DSP, AC'97, LSB or MSB-justified and TDM. SPDIF output is offered when the audio block is configured as a transmitter. The SAI can be configured to any of the master/slave and transmitter/receiver combination, full/half-duplex operating mode depends on synchronous/asynchronous configuration of the audio sub-blocks.

### 3.25. Image processing accelerator (IPA)

- Copy one source image to the destination image
- Convert one source image to the destination image with specific pixel format
- Convert and blend two source images to the destination image with specific pixel format
- Fill up the destination image with a specific color

The IPA provides a configurable and flexible image format conversion from one or two source image to the destination image. Sixteen pixel formats for foreground from 4-bit up to 32-bit per pixel, eleven pixel formats for background from 4-bit up to 32-bit per pixel, and five pixel formats from 16-bit up to 32-bit per pixel for the destination image are supported. Two 256\*32 bits LUTs (Look-Up Table) separately for the two source images are implemented for the

indirect pixel formats.

### 3.26. Secure digital input and output card interface (SDIO)

- **MMC:** Full support for Multimedia Card System Specification Version 4.2(and previous versions) Card and three different data bus modes: 1-bit (default), 4-bit and 8-bit
- **SD Card:** Full support for *SD Memory Card Specifications Version 2.0*
- **SD I/O:** Full support for *SD I/O Card Specification Version 2.0* card and two different data bus modes: 1-bit (default) and 4-bit
- **CE-ATA:** Full compliance with *CE-ATA digital protocol Version 1.1*
- 48MHz data transfer frequency and 8-bit data transfer mode.
- Interrupt and DMA request to processor.

The secure digital input/output interface (SDIO) defines the SD/SD I/O /MMC CE-ATA card host interface, which provides command/data transfer between the APB2 system bus and SD memory cards, SD I/O cards, Multimedia Card (MMC), and CE-ATA devices.

### 3.27. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM/SQPI-PSRAM, ROM, NOR-Flash, 16-bit PC Card, Flash and, 8-bit or 16-bit NAND Flash and Synchronous DRAM(SDRAM)
- Embedded ECC hardware for NAND Flash access
- Two SDRAM banks with independent configuration, up to 13-bits Row Address, 11-bits Column Address, 2-bits internal banks address
- SDRAM Memory size: 4x16Mx32bit (256 MB), 4x16Mx16bit (128 MB), 4x16Mx8bit (64 MB)

The external memory controller EXMC, is used to access a variety of external memories. By configuring the related registers, it can automatically convert AMBA memory access protocol into a specific memory access protocol, such as SRAM, PSRAM, ROM and NOR Flash. Users can also adjust the timing parameters in the configuration registers to improve memory access efficiency. EXMC access space is divided into multiple banks; each bank is assigned to access a specific memory type with flexible parameter configuration as defined in the controlling register.

### 3.28. Controller area network (CAN)

- Supports CAN protocols version 2.0A, B.
- Supports CAN FD Frame with up to 64 data bytes (ISO11898-1 and Bosch CAN FD specification V1.0).
- Baud rates up to 1 Mbit/s when classical frames and 6 Mbit/s when FD frames.
- Supports transmitter delay compensation.
- Supports the time-triggered communication.

- Interrupt enable and clear.

CAN bus (Controller Area Network) is a bus standard designed to allow microcontrollers and devices to communicate with each other without a host computer.

As CAN network interface, basic extended CAN supports the CAN protocols version 2.0A, 2.0B, ISO11898-1:2015 and BOSCH CAN FD specification. The CAN interface automatically handles the transmission and the reception of CAN frames. The CAN provides 28 scalable/configurable identifier filter banks. The filters are used for selecting the input message as software requirement and otherwise discarding the message. Three transmit mailboxes are provided to the software for transfer messages. The transmission scheduler decides which mailbox will be transmitted firstly. Three complete messages can be stored in every FIFO. The FIFOs are managed completely by hardware. Two receiving FIFOs are used by hardware to store the incoming messages. In addition, the CAN controller provides all hardware functions, which supports the time-triggered communication option, in safety-critical applications.

### 3.29. Ethernet (ENET)

- IEEE 802.3 compliant media access controller (MAC) for Ethernet LAN
- 10/100 Mbit/s rates with dedicated DMA controller and SRAM
- Support hardware precision time protocol (PTP) with conformity to IEEE 1588

The Ethernet media access controller (MAC) conforms to IEEE 802.3 specifications and fully supports IEEE 1588 standards. The embedded MAC provides the interface to the required external network physical interface (PHY) for LAN bus connection via an internal media independent interface (MII) or a reduced media independent interface (RMII). The number of MII signals provided up to 16 with 25 MHz output and RMII up to 7 with 50 MHz output. The function of 32-bit CRC checking is also available.

### 3.30. Universal serial bus full-speed interface (USBFS)

- Supports USB 2.0 host mode at Full-Speed(12Mb/s) or Low-Speed(1.5Mb/s)
- Supports USB 2.0 device mode at Full-Speed(12Mb/s)
- Supports OTG protocol with HNP (Host Negotiation Protocol) and SRP (Session Request Protocol)

USB Full-Speed (USBFS) controller provides a USB-connection solution for portable devices. USBFS supports host and device modes, as well as OTG mode with HNP (Host Negotiation Protocol) and SRP (Session Request Protocol). USBFS contains a full-speed internal USB PHY and external PHY chip is not contained. USBFS supports all the four types of transfer (control, bulk, Interrupt and isochronous) which defined in USB 2.0 protocol.

### 3.31. Universal serial bus high-speed interface (USBHS)

- Supports USB 2.0 Host mode at High-Speed(480Mb/s), Full-Speed(12Mb/s) or Low-Speed(1.5Mb/s)
- Supports USB 2.0 device mode at High-Speed(480Mb/s) or Full-Speed(12Mb/s)
- Supports OTG protocol with HNP (Host Negotiation Protocol) and SRP (Session Request Protocol)

USB High-Speed (USBHS) controller provides a USB-connection solution for portable devices. USBHS supports both host and device modes, as well as OTG mode with HNP (Host Negotiation Protocol) and SRP (Session Request Protocol). USBHS provides ULPI interface for external USB PHY integration and it also contains a full-speed USB PHY internal. So for full-speed or low-speed operation, no more external PHY chip is needed. USBHS supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. HUB connection is supported when USBHS operates at high-speed in host mode. There is also a DMA engine operating as an AHB bus master in USBHS to speed up the data transfer between USBHS and system.

### 3.32. Debug mode

- Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

### 3.33. Package and operation temperature

- BGA176 (GD32F527IxT), LQFP176 (GDF527IxK), LQFP144 (GD32F527Zx), LQFP100 (GD32F527Vx) and LQFP64 (GD32F527Rx)
- Operation temperature range: -40°C to +105°C (industrial level)

## 4. Electrical characteristics

To better understand this chapter, read the following before moving on to the rest of this chapter.

- A + or no sign before the current value indicates that the current is output from the MCU.
- A - before the current value indicates that the current is input to the MCU.
- $T_A$  (Ambient temperature) tested condition.
- $T_J$  (Junction temperature) tested condition.
- Value guaranteed by design, not 100% tested in production indicates that the value is derived from simulation of IC designers.
- Value guaranteed by characterization, not 100% tested in production indicates that the value is derived from random test.
- Unless otherwise specified, all values given for  $V_{DD} = V_{DDA} = 3.3$  V,  $T_A = 25$  °C.
- The devices will be damaged or work abnormally if the electrical parameters beyond the range of maximum and minimum values.

See the following table for some abbreviation terms and their descriptions in this chapter.

**Table 4-1. Abbreviations**

| Acronym | Description                         |
|---------|-------------------------------------|
| ADC     | Analog-to-Digital Converter         |
| AHB     | Advanced High-performance Bus       |
| APB     | Advanced Peripheral Bus             |
| CAN     | Controller Area Network             |
| DAC     | Digital-to-Analog Converter         |
| DMA     | Direct Memory Access                |
| GPIO    | General Purpose Input/Output        |
| JTAG    | Joint Test Action Group             |
| PLL     | Phase-Locked Loop                   |
| PWM     | Pulse Width Modulator               |
| USB     | Universal Serial Bus                |
| SPI     | Serial Peripheral Interface         |
| RMII    | Reduced Media Independent Interface |

### 4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

**Table 4-2. Absolute maximum ratings<sup>(1)(2)(3)(4)</sup>**

| Symbol   | Parameter                             | Min            | Max | Unit |
|----------|---------------------------------------|----------------|-----|------|
| $V_{DD}$ | External voltage range <sup>(2)</sup> | $V_{SS} - 0.3$ | 4.0 | V    |

| <b>Symbol</b>        | <b>Parameter</b>  | <b>Min</b>      | <b>Max</b>     | <b>Unit</b> |
|----------------------|---|-----------------|----------------|-------------|
| $V_{DDA}$            | External analog supply voltage                            | $V_{SSA} - 0.3$ | 4.0            | V           |
| $V_{BAT}$            | External battery supply voltage                           | $V_{SS} - 0.3$  | 4.0            | V           |
| $V_{IN}$             | Input voltage on 5V I/O <sup>(3)</sup>                    | $V_{SS} - 0.3$  | $V_{DD} + 4.0$ | V           |
|                      | Input voltage on other I/O                                | $V_{SS} - 0.3$  | 4.0            |             |
| $ \Delta V_{DDX} $   | Variations between different $V_{DD}$ power pins          | —               | 50             | mV          |
| $ V_{SSX} - V_{SS} $ | Variations between different ground pins                  | —               | 50             | mV          |
| $I_{IO}$             | Maximum current for GPIO pins                             | —               | 25             | mA          |
| $\sum I_{IO}$        | Maximum current sunk/sourced by all GPIO pin              | —               | 150            |             |
| $I_{DD}$             | Maximum current into each $V_{DD}$ pin                    | —               | 100            |             |
| $I_{SS}$             | Maximum current into each $V_{SS}$ pin                    | —               | 100            |             |
| $\sum I_{DD}$        | Total current into all $V_{DD}$ pins                      | —               | 250            |             |
| $\sum I_{SS}$        | Total current into all $V_{SS}$ pins                      | —               | 250            |             |
| $T_A$                | Operating temperature range for grade 7 device            | -40             | +105           | °C          |
| $P_D^{(5)}$          | Power dissipation at $T_A = 105^\circ\text{C}$ of LQFP176 | —               | 399            | mW          |
|                      | Power dissipation at $T_A = 105^\circ\text{C}$ of BGA176  | —               | 444            |             |
|                      | Power dissipation at $T_A = 105^\circ\text{C}$ of LQFP144 | —               | 410            |             |
|                      | Power dissipation at $T_A = 105^\circ\text{C}$ of LQFP100 | —               | 407            |             |
|                      | Power dissipation at $T_A = 105^\circ\text{C}$ of LQFP64  | —               | 367            |             |
| $T_{STG}$            | Storage temperature range                                 | -65             | +150           | °C          |
| $T_J$                | Maximum junction temperature                              | —               | 125            | °C          |


- (1) Value guaranteed by design, not 100% tested in production.
- (2) All main power and ground pins should be connected to an external power source within the allowable range.
- (3)  $V_{IN}$  maximum value cannot exceed 5.5 V.
- (4) It is recommended that  $V_{DD}$  and  $V_{DDA}$  are powered by the same source. The maximum difference between  $V_{DD}$  and  $V_{DDA}$  does not exceed 300 mV during power-up and operation.
- (5) Value guaranteed by characterization, not 100% tested in production.

## 4.2. Operating conditions characteristics

**Table 4-3. DC operating conditions<sup>(1)</sup>**

| <b>Symbol</b>   | <b>Parameter</b>       | <b>Conditions</b> | <b>Min</b> | <b>Typ</b> | <b>Max</b> | <b>Unit</b> |
|-----------------|------------------------|-------------------|------------|------------|------------|-------------|
| $V_{DD}$        | Supply voltage         | —                 | 1.71       | 3.3        | 3.6        | V           |
| $V_{DDA}$       | Analog supply voltage  | Same as $V_{DD}$  | 1.71       | 3.3        | 3.6        | V           |
| $V_{BAT}^{(2)}$ | Battery supply voltage | —                 | 1.71       | 3.3        | 3.6        | V           |

- (1) Value guaranteed by design, not 100% tested in production.
- (2) In the application which  $V_{BAT}$  supply the backup domains, if the  $V_{BAT}$  voltage drops below the minimum value, when  $V_{DD}$  is powered on again, it is necessary to refresh the registers of backup domains and enable LXTAL again.

**Figure 4-1. Recommended power supply decoupling capacitors<sup>(1)</sup>**


(1) All decoupling capacitors need to be as close as possible to the pins on the PCB board.

**Table 4-4. Clock frequency<sup>(1)</sup>**

| Symbol     | Parameter            | Conditions | Min | Max | Unit |
|------------|----------------------|------------|-----|-----|------|
| $f_{CPU}$  | Core clock frequency | —          | —   | 200 | MHz  |
| $f_{AHB}$  | AHB clock frequency  | —          | —   | 200 |      |
| $f_{APB1}$ | APB1 clock frequency | —          | —   | 50  |      |
| $f_{APB2}$ | APB2 clock frequency | —          | —   | 100 |      |

(1) Value guaranteed by design, not 100% tested in production.

**Table 4-5. Operating conditions at Power up / Power down<sup>(1)</sup>**

| Symbol     | Parameter                | Conditions | Min | Max      | Unit      |
|------------|--------------------------|------------|-----|----------|-----------|
| $t_{VDD}$  | $V_{DD}$ rise time rate  | —          | 0   | $\infty$ | $\mu s/V$ |
|            | $V_{DD}$ fall time rate  |            | 50  | $\infty$ |           |
| $t_{VDDA}$ | $V_{DDA}$ rise time rate | —          | 0   | $\infty$ |           |
|            | $V_{DDA}$ fall time rate |            | 50  | $\infty$ |           |

(1) Value guaranteed by design, not 100% tested in production.

**Table 4-5. Start-up timings of Operating conditions<sup>(1)(2)</sup>**

| Symbol         | Parameter     | Conditions                   | Min | Typ | Max | Unit |
|----------------|---------------|------------------------------|-----|-----|-----|------|
| $t_{start-up}$ | Start-up time | Code area in FLASH = 1536 KB | 65  | 77  | 80  | ms   |
|                |               | Code area in FLASH = 2048 KB | 85  | 99  | 105 |      |

(1) Guaranteed by design, not tested in production.

(2) After power-up, the start-up time is the time between the rising edge of NRST high and the first I/O instruction conversion in SystemInit function.

**Table 4-6. Power saving mode wakeup timings characteristics<sup>(1)</sup>**

| <b>Symbol</b>                 | <b>Parameter</b>            |                   |                              | <b>Min</b> | <b>Typ</b> | <b>Max</b> | <b>Unit</b>   |
|-------------------------------|-----------------------------|-------------------|------------------------------|------------|------------|------------|---------------|
| $t_{\text{Sleep}}^{(2)}$      | Wakeup from Sleep mode      |                   |                              |            | 0.71       | —          | $\mu\text{s}$ |
| $t_{\text{Deep-sleep}}^{(2)}$ | Wakeup from Deep-sleep mode | LDO On            | LOWDRIVER_ENABLE             | —          | 1.72       | —          |               |
|                               |                             | LOWDRIVER_DISABLE | —                            | 1.72       | —          | —          |               |
|                               | LDO in low power mode       | LOWDRIVER_ENABLE  | —                            | 1.72       | —          | —          |               |
|                               |                             | LOWDRIVER_DISABLE | —                            | 1.72       | —          | —          |               |
| $t_{\text{Standby}}^{(3)}$    | Wakeup from Standby mode    |                   | Code area in FLASH = 1536 KB | 65         | 77         | 80         | $\text{ms}$   |
|                               |                             |                   | Code area in FLASH = 2048 KB | 85         | 99         | 105        |               |

(1) The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions:  $V_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{ V}$ ,  $\text{IRC16M} = \text{System clock} = 16\text{MHz}$ .

(2) Value guaranteed by characterization, not tested in production.

(3) Value guaranteed by design, not 100% tested in production.

### 4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

**Table 4-7. Power consumption characteristics<sup>(2)(3)(4)(5)</sup>**

| <b>Symbol</b>                  | <b>Parameter</b>          | <b>Conditions</b>  | <b><math>T_A = -40^\circ\text{C}</math></b> |            | <b><math>T_A = 25^\circ\text{C}</math></b> |            | <b><math>T_A = 105^\circ\text{C}</math></b> |            | <b>Unit</b> |
|--------------------------------|---------------------------|--|---|------------|--|------------|---|------------|-------------|
|                                |                           |  | <b>Typ<sup>(1)</sup></b>                    | <b>Max</b> | <b>Typ<sup>(1)</sup></b>                   | <b>Max</b> | <b>Typ<sup>(1)</sup></b>                    | <b>Max</b> |             |
| $I_{\text{DD}}+I_{\text{DDA}}$ | Supply current (Run mode) | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 200 MHz, All peripherals enabled  | 88.83                                       | —          | 92.47                                      | —          | 142.07                                      | —          | mA          |
|                                |                           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 200 MHz, All peripherals disabled | 39.73                                       | —          | 45.90                                      | —          | 86.27                                       | —          | mA          |
|                                |                           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 180 MHz, All peripherals enabled  | 80.23                                       | —          | 83.73                                      | —          | 132.63                                      | —          | mA          |
|                                |                           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 180 MHz, All peripherals disabled | 36.00                                       | —          | 41.77                                      | —          | 82.03                                       | —          | mA          |
|                                |                           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 168 MHz, All peripherals enabled  | 75.03                                       | —          | 78.40                                      | —          | 126.90                                      | —          | mA          |
|                                |                           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 168 MHz, All peripherals disabled | 33.73                                       | —          | 39.30                                      | —          | 79.47                                       | —          | mA          |

| Symbol | Parameter | Conditions   | $T_A = -40^\circ C$ |     | $T_A = 25^\circ C$ |     | $T_A = 105^\circ C$ |     | Unit |
|--------|-----------|--|---------------------|-----|--------------------|-----|---------------------|-----|------|
|        |           |  | Typ <sup>(1)</sup>  | Max | Typ <sup>(1)</sup> | Max | Typ <sup>(1)</sup>  | Max |      |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 120 MHz, All peripherals enabled  | 54.20               | —   | 57.40              | —   | 103.43              | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 120 MHz, All peripherals disabled | 24.67               | —   | 29.43              | —   | 69.33               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 108 MHz, All peripherals enabled  | 49.00               | —   | 52.10              | —   | 97.57               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 108 MHz, All peripherals disabled | 22.47               | —   | 26.97              | —   | 66.83               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 90 MHz, All peripherals enabled   | 41.20               | —   | 44.23              | —   | 88.70               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 90 MHz, All peripherals disabled  | 19.07               | —   | 23.23              | —   | 63.00               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 60 MHz, All peripherals enabled   | 28.20               | —   | 31.07              | —   | 74.00               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 60 MHz, All peripherals disabled  | 13.40               | —   | 17.07              | —   | 56.73               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 30 MHz, All peripherals enabled   | 16.13               | —   | 18.90              | —   | 60.40               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 30 MHz, All peripherals disabled  | 8.40                | —   | 11.57              | —   | 51.20               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 25 MHz, All peripherals enabled   | 13.77               | —   | 16.50              | —   | 57.67               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 25 MHz, All peripherals disabled  | 7.40                | —   | 10.43              | —   | 50.03               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 16 MHz, All peripherals enabled   | 9.60                | —   | 12.30              | —   | 52.90               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 16 MHz, All peripherals disabled  | 5.50                | —   | 8.40               | —   | 48.00               | —   | mA   |

| Symbol                      | Parameter | Conditions  | $T_A = -40^\circ C$ |     | $T_A = 25^\circ C$ |     | $T_A = 105^\circ C$ |     | Unit |
|-----------------------------|-----------|---|---------------------|-----|--------------------|-----|---------------------|-----|------|
|                             |           |   | Typ <sup>(1)</sup>  | Max | Typ <sup>(1)</sup> | Max | Typ <sup>(1)</sup>  | Max |      |
| Supply current (Sleep mode) |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 8 MHz, All peripherals enabled                   | 5.87                | —   | 8.47               | —   | 48.67               | —   | mA   |
|                             |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 8 MHz, All peripherals disabled                  | 3.80                | —   | 6.57               | —   | 46.20               | —   | mA   |
|                             |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 200 MHz, CPU clock off, All peripherals enabled  | 65.57               | —   | 69.80              | —   | 115.57              | —   | mA   |
|                             |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 200 MHz, CPU clock off, All peripherals disabled | 18.43               | —   | 21.37              | —   | 62.00               | —   | mA   |
|                             |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 180 MHz, CPU clock off, All peripherals enabled  | 59.27               | —   | 63.30              | —   | 108.43              | —   | mA   |
|                             |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 180 MHz, CPU clock off, All peripherals disabled | 16.83               | —   | 19.70              | —   | 60.20               | —   | mA   |
|                             |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 168 MHz, CPU clock off, All peripherals enabled  | 55.47               | —   | 59.40              | —   | 104.17              | —   | mA   |
|                             |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 168 MHz, CPU clock off, All peripherals disabled | 15.83               | —   | 18.67              | —   | 59.03               | —   | mA   |
|                             |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 120 MHz, CPU clock off, All peripherals enabled  | 40.23               | —   | 43.77              | —   | 87.07               | —   | mA   |
|                             |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 120 MHz, CPU clock off, All peripherals disabled | 11.90               | —   | 14.67              | —   | 54.63               | —   | mA   |
|                             |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 108 MHz, CPU clock off, All peripherals enabled  | 36.40               | —   | 39.87              | —   | 82.70               | —   | mA   |

| Symbol | Parameter | Conditions  | $T_A = -40^\circ C$ |     | $T_A = 25^\circ C$ |     | $T_A = 105^\circ C$ |     | Unit |
|--------|-----------|---|---------------------|-----|--------------------|-----|---------------------|-----|------|
|        |           |   | Typ <sup>(1)</sup>  | Max | Typ <sup>(1)</sup> | Max | Typ <sup>(1)</sup>  | Max |      |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 108 MHz, CPU clock off, All peripherals disabled | 10.93               | —   | 13.67              | —   | 53.53               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 90 MHz, CPU clock off, All peripherals enabled   | 30.70               | —   | 34.00              | —   | 76.23               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 90 MHz, CPU clock off, All peripherals disabled  | 9.47                | —   | 12.17              | —   | 51.90               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 60 MHz, CPU clock off, All peripherals enabled   | 21.17               | —   | 24.23              | —   | 65.60               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 60 MHz, CPU clock off, All peripherals disabled  | 7.00                | —   | 9.67               | —   | 49.20               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 30 MHz, CPU clock off, All peripherals enabled   | 12.63               | —   | 15.43              | —   | 55.90               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 30 MHz, CPU clock off, All peripherals disabled  | 5.20                | —   | 7.83               | —   | 47.20               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 25 MHz, CPU clock off, All peripherals enabled   | 10.87               | —   | 13.63              | —   | 53.87               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 25 MHz, CPU clock off, All peripherals disabled  | 4.70                | —   | 7.30               | —   | 46.63               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 16 MHz, CPU clock off, All peripherals enabled   | 7.73                | —   | 10.40              | —   | 50.30               | —   | mA   |
|        |           | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 16   | 3.80                | —   | 6.33               | —   | 45.67               | —   | mA   |

| Symbol                              | Parameter  | Conditions  | $T_A = -40^\circ C$ |       | $T_A = 25^\circ C$ |       | $T_A = 105^\circ C$ |       | Unit |
|-------------------------------------|--|---|---------------------|-------|--------------------|-------|---------------------|-------|------|
|                                     |  |   | Typ <sup>(1)</sup>  | Max   | Typ <sup>(1)</sup> | Max   | Typ <sup>(1)</sup>  | Max   |      |
| Supply current<br>(Deep-sleep mode) | MHz, CPU clock off, All peripherals disabled   | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 8 MHz, CPU clock off, All peripherals enabled                          | 4.93                | —     | 7.57               | —     | 47.10               | —     | mA   |
|                                     |  | VDD = VDDA = 3.3 V, HXTAL = 25 MHz, System clock = 8 MHz, CPU clock off, All peripherals disabled                         | 2.97                | —     | 5.53               | —     | 44.80               | —     | mA   |
|                                     |  | VDD = VDDA = 3.3 V, LDO in run mode and normal driver mode, IRC32K off, RTC off, All GPIOs analog mode                    | 0.56                | —     | 2.88               | —     | 37.00               | —     | mA   |
|                                     | VDD = VDDA = 3.3 V, LDO in low power mode and normal driver mode, IRC32K off, RTC off, All GPIOs analog mode | VDD = VDDA = 3.3 V, LDO in low power mode and normal driver mode, IRC32K off, RTC off, All GPIOs analog mode              | 0.49                | —     | 2.82               | —     | 36.77               | —     | mA   |
|                                     |  | VDD = VDDA = 3.3 V, LDO in run mode and low driver mode, IRC32K off, RTC off, All GPIOs analog mode                       | 0.52                | 10.50 | 2.85               | 11.00 | 36.83               | 80.00 | mA   |
|                                     |  | VDD = VDDA = 3.3 V, LDO in low power mode and low driver mode, IRC32K off, RTC off, All GPIOs analog mode                 | 0.46                | —     | 2.78               | —     | 36.50               | —     | mA   |
|                                     |  | VDD = VDDA = 3.3 V, LXTAL off, IRC32K on, RTC on, backup SRAM LDO ON  | 8.19                | —     | 13.68              | —     | 96.73               | —     | µA   |
|                                     | VDD = VDDA = 3.3 V, LXTAL off, IRC32K on, RTC off, backup SRAM LDO ON  | VDD = VDDA = 3.3 V, LXTAL off, IRC32K on, RTC off, backup SRAM LDO ON   | 7.94                | —     | 13.44              | —     | 96.13               | —     | µA   |
|                                     |  | VDD = VDDA = 3.3 V, LXTAL off, IRC32K off, RTC off, backup SRAM LDO ON  | 7.38                | —     | 12.91              | —     | 95.37               | —     | µA   |
|                                     |  | VDD = VDDA = 3.3 V, LXTAL off, IRC32K off, RTC off, backup SRAM LDO OFF   | 1.82                | 5.50  | 2.31               | 6.00  | 14.10               | 30.00 | µA   |
| I <sub>BAT</sub>                    | Battery supply current   | VDD off, VDDA off, V <sub>bat</sub> =3.6V, LXTAL on with external crystal, RTC on, LXTAL High driving, backup SRAM LDO ON | 7.18                | —     | 12.00              | —     | 77.20               | —     | µA   |

| Symbol        | Parameter  | Conditions  | $T_A = -40^\circ C$ |     | $T_A = 25^\circ C$ |     | $T_A = 105^\circ C$ |     | Unit |
|---------------|--|---|---------------------|-----|--------------------|-----|---------------------|-----|------|
|               |  |   | Typ <sup>(1)</sup>  | Max | Typ <sup>(1)</sup> | Max | Typ <sup>(1)</sup>  | Max |      |
| (Backup mode) | VDD off, VDDA off, Vbat=3.3V, LXTAL on with external crystal, RTC on, LXTAL High driving, backup SRAM LDO ON | VDD off, VDDA off, Vbat=3.3V, LXTAL on with external crystal, RTC on, LXTAL High driving, backup SRAM LDO ON  | 7.05                | —   | 11.82              | —   | 76.57               | —   | μA   |
|               |  | VDD off, VDDA off, Vbat=2.6V, LXTAL on with external crystal, RTC on, LXTAL High driving, backup SRAM LDO ON  | 6.90                | —   | 11.61              | —   | 75.83               | —   | μA   |
|               |  | VDD off, VDDA off, Vbat=1.8V, LXTAL on with external crystal, RTC on, LXTAL High driving, backup SRAM LDO ON  | 6.78                | —   | 11.48              | —   | 75.47               | —   | μA   |
|               |  | VDD off, VDDA off, Vbat=3.6V, LXTAL on with external crystal, RTC on, LXTAL High driving, backup SRAM LDO OFF | 1.62                | —   | 1.88               | —   | 2.96                | —   | μA   |
|               |  | VDD off, VDDA off, Vbat=3.3V, LXTAL on with external crystal, RTC on, LXTAL High driving, backup SRAM LDO OFF | 1.54                | —   | 1.77               | —   | 2.71                | —   | μA   |
|               |  | VDD off, VDDA off, Vbat=2.6V, LXTAL on with external crystal, RTC on, LXTAL High driving, backup SRAM LDO OFF | 1.42                | —   | 1.64               | —   | 2.40                | —   | μA   |
|               |  | VDD off, VDDA off, Vbat=1.8V, LXTAL on with external crystal, RTC on, LXTAL High driving, backup SRAM LDO OFF | 1.33                | —   | 1.54               | —   | 2.23                | —   | μA   |
|               |  | VDD off, VDDA off, Vbat=3.6V, LXTAL on with external crystal, RTC on, LXTAL Low driving, backup SRAM LDO ON   | 6.53                | —   | 11.27              | —   | 76.27               | —   | μA   |
|               |  | VDD off, VDDA off, Vbat=3.3V, LXTAL on with external crystal, RTC on, LXTAL Low driving, backup SRAM LDO ON   | 6.41                | —   | 11.08              | —   | 75.60               | —   | μA   |
|               |  | VDD off, VDDA off, Vbat=2.6V, LXTAL on with external crystal, RTC on, LXTAL Low driving, backup SRAM LDO ON   | 6.25                | —   | 10.88              | —   | 74.93               | —   | μA   |
|               |  | VDD off, VDDA off, Vbat=1.8V, LXTAL on with external crystal,   | 6.14                | —   | 10.75              | —   | 74.53               | —   | μA   |

| Symbol | Parameter | Conditions  | T <sub>A</sub> = -40 °C |     | T <sub>A</sub> = 25 °C |     | T <sub>A</sub> = 105 °C |     | Unit |
|--------|-----------|---|-------------------------|-----|------------------------|-----|-------------------------|-----|------|
|        |           |   | Typ <sup>(1)</sup>      | Max | Typ <sup>(1)</sup>     | Max | Typ <sup>(1)</sup>      | Max |      |
|        |           | RTC on, LXTAL Low driving,<br>backup SRAM LDO ON  |                         |     |                        |     |                         |     |      |
|        |           | VDD off, VDDA off, Vbat=3.6V,<br>LXTAL on with external crystal,<br>RTC on, LXTAL Low driving,<br>backup SRAM LDO OFF | 0.96                    | —   | 1.12                   | —   | 1.98                    | —   | μA   |
|        |           | VDD off, VDDA off, Vbat=3.3V,<br>LXTAL on with external crystal,<br>RTC on, LXTAL Low driving,<br>backup SRAM LDO OFF | 0.89                    | —   | 1.02                   | —   | 1.74                    | —   | μA   |
|        |           | VDD off, VDDA off, Vbat=2.6V,<br>LXTAL on with external crystal,<br>RTC on, LXTAL Low driving,<br>backup SRAM LDO OFF | 0.78                    | —   | 0.90                   | —   | 1.46                    | —   | μA   |
|        |           | VDD off, VDDA off, Vbat=1.8V,<br>LXTAL on with external crystal,<br>RTC on, LXTAL Low driving,<br>backup SRAM LDO OFF | 0.69                    | —   | 0.80                   | —   | 1.30                    | —   | μA   |

- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC16M, or IRC32K are ON, an additional power consumption should be considered.
- (3) When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (4) During power consumption test, GPIO needs to be configured as Analog Input mode except standby mode.
- (5) All GPIOs are configured as analog mode except standby mode.

## 4.4. EMC characteristics

System level ESD (Electrostatic discharge, according to IEC 61000-4-2) and EFT (Electrical Fast Transient/burst, according to IEC 61000-4-4) testing result is given in the [Table 4-8. System level ESD and EFT characteristics<sup>\(1\)</sup>](#). System level ESD is for end-customer operation, it includes ESD field events on system level occur in an unprotected area (outside EPA). System level ESD protection necessary to satisfy higher ESD levels.

**Table 4-8. System level ESD and EFT characteristics<sup>(1)</sup>**

| Symbol           | Description   | Conditions   | Package | Unit              | Level |
|------------------|---|--|---------|-------------------|-------|
| V <sub>ESD</sub> | Contact / Air mode<br>high voltage stressed<br>on few special I/O<br>pins | V <sub>DD</sub> = 3.3 V, T <sub>J</sub> = 25 °C,<br>f <sub>HCLK</sub> = 200 MHz<br>IEC 61000-4-2 | LQFP176 | CD 8kV<br>AD 15kV | 4A    |
| V <sub>EFT</sub> | Fast transient high<br>voltage burst<br>stressed on Power<br>and GND      | V <sub>DD</sub> = 3.3 V, T <sub>J</sub> = 25 °C,<br>f <sub>HCLK</sub> = 200 MHz<br>IEC 61000-4-4 | LQFP176 | 4kV               | 4A    |

(1) Value guaranteed by characterization, not 100% tested in production.

EMI (Electromagnetic Interference) emission test result is given in the [\*\*Table 4-9. EMI characteristics<sup>\(1\)</sup>\*\*](#), The electromagnetic field emitted by the device are monitored while an application, executing EEMBC code, is running. The test is compliant with SAE J1752-3:2017 standard which specifies the test board and the pin loading.

**Table 4-9. EMI characteristics<sup>(1)</sup>**

| <b>Symbol</b>    | <b>Parameter</b> | <b>Conditions</b>   | <b>Package</b> | <b>Max vs. [f<sub>HXTAL</sub>/f<sub>HCLK</sub>]</b> |                  |                  | <b>Unit</b> |
|------------------|------------------|---|----------------|---|------------------|------------------|-------------|
|                  |                  |   |                | <b>25MHz / 200 MHz</b>                              | <b>0.1-30MHz</b> | <b>30-130MHz</b> |             |
| S <sub>EMI</sub> | Peak level       | V <sub>DD</sub> = 3.6 V, T <sub>J</sub> = +25 °C, f <sub>HCLK</sub> = 200 MHz, conforms to SAE J1752-3:2017 | LQFP176        | 4.70  | 14.58            | 13.48            | dBμV        |

(1) Value guaranteed by characterization, not 100% tested in production.

Component level ESD include HBM (Human body model, according to ANSI/ESDA/JEDEC JS-001) and CDM (ANSI/ESDA/JEDEC JS-002), that ESD field events during manufacturing in an ESD protected area, such as PCB assembly/repair, IC assembly/test and Fab environment. The ESD protected area (EPA) has many measures, for instance ESD protective packaging, grounding person wrist strap to ground (or flooring/footwear), grounded work surface and ionizer.

Static latch-up (LU, according to JEDEC78) test is based on the two measurement methods, I/O current injection value (I-test) and power supply over-voltage value.

**Table 4-10. Component level ESD and latch-up characteristics<sup>(1)</sup>**

| <b>Symbol</b>    | <b>Description</b>   | <b>Conditions</b>                   | <b>Package</b> | <b>Max</b> | <b>Unit</b> | <b>Level</b>        |
|------------------|--|-------------------------------------|----------------|------------|-------------|---------------------|
| V <sub>HBM</sub> | Human body model electrostatic discharge voltage (Any pin combination) | T <sub>J</sub> = 25 °C; JS-001-2017 | LQFP176        | 2000       | V           | 2                   |
| V <sub>CDM</sub> | Charge device model electrostatic discharge voltage (All pins)         | T <sub>J</sub> = 25 °C; JS-002-2018 | LQFP176        | 500        | V           | C2a                 |
| LU               | I-test   | T <sub>A</sub> = 125 °C, JESD78F    | LQFP176        | 200        | mA          | Class II<br>Level A |
|                  | V <sub>supply</sub> over voltage                                       |                                     |                | 5.4        | V           |                     |

(1) Value guaranteed by characterization, not 100% tested in production.

## 4.5. Power supply supervisor characteristics


**Table 4-11. Power supply supervisor characteristics<sup>(1)</sup>**

| Symbol          | Parameter                               | Conditions                    | Min  | Typ  | Max  | Unit |
|-----------------|---|-------------------------------|------|------|------|------|
| $V_{LVD}$       | Low voltage<br>Detector level selection | LVDT<2:0> = 000(rising edge)  | 2.05 | 2.14 | 2.23 | V    |
|                 |   | LVDT<2:0> = 000(falling edge) | 1.96 | 2.04 | 2.12 |      |
|                 |   | LVDT<2:0> = 001(rising edge)  | 2.19 | 2.28 | 2.37 |      |
|                 |   | LVDT<2:0> = 001(falling edge) | 2.09 | 2.18 | 2.27 |      |
|                 |   | LVDT<2:0> = 010(rising edge)  | 2.32 | 2.42 | 2.52 |      |
|                 |   | LVDT<2:0> = 010(falling edge) | 2.23 | 2.32 | 2.41 |      |
|                 |   | LVDT<2:0> = 011(rising edge)  | 2.46 | 2.56 | 2.66 |      |
|                 |   | LVDT<2:0> = 011(falling edge) | 2.36 | 2.46 | 2.56 |      |
|                 |   | LVDT<2:0> = 100(rising edge)  | 2.59 | 2.7  | 2.81 |      |
|                 |   | LVDT<2:0> = 100(falling edge) | 2.49 | 2.6  | 2.71 |      |
|                 |   | LVDT<2:0> = 101(rising edge)  | 2.72 | 2.84 | 2.96 |      |
|                 |   | LVDT<2:0> = 101(falling edge) | 2.63 | 2.74 | 2.85 |      |
|                 |   | LVDT<2:0> = 110(rising edge)  | 2.86 | 2.98 | 3.10 |      |
|                 |   | LVDT<2:0> = 110(falling edge) | 2.76 | 2.88 | 3.00 |      |
| $V_{LVD(HYST)}$ | LVD hysteresis                          | —                             |      | 100  | —    | mV   |
|                 |   | —                             |      | —    | —    | V    |
| $V_{POR}$       | Power on reset threshold                | —                             |      | 1.63 | 1.68 | 1.73 |
| $V_{PDR}$       | Power down reset<br>threshold           | —                             |      | 1.59 | 1.64 | 1.69 |
| $V_{PDR(HYST)}$ | PDR hysteresis                          | —                             |      | —    | 40   | —    |
| $V_{BOR1}$      | Brown-out reset threshold<br>1          | rising edge                   |      | 2.20 | 2.3  | 2.40 |
|                 |   | falling edge                  |      | 2.11 | 2.2  | 2.29 |
| $V_{BOR2}$      | Brown-out reset threshold<br>2          | rising edge                   |      | 2.49 | 2.6  | 2.71 |
|                 |   | falling edge                  |      | 2.40 | 2.5  | 2.60 |
| $V_{BOR3}$      | Brown-out reset threshold<br>3          | rising edge                   |      | 2.78 | 2.9  | 3.02 |
|                 |   | falling edge                  |      | 2.68 | 2.8  | 2.92 |
| $V_{BOR(HYST)}$ | BOR hysteresis                          | —                             |      | —    | 100  | —    |
|                 |   | mV                            |      |      |      |      |

| Symbol           | Parameter           | Conditions | Min | Typ | Max | Unit |
|------------------|---------------------|------------|-----|-----|-----|------|
| $t_{RST(TEMPO)}$ | Reset temporization | —          | 1.5 | 2.0 | 2.6 | ms   |

(1) Value guaranteed by design, not 100% tested in production.

**Figure 4-2. Recommended PDR\_ON pin circuit**



- (1) The PDR supervisor can be enabled/disabled through PDR\_ON pin.
- (2) When PDR\_ON pin is connected to VSS (Internal Reset OFF), the VBAT functionality is no more available and VBAT pin should be connected to VDD.
- (3) The PDR\_ON pin must be kept at high level. The user can flexibly adjust the value of the pull-up resistor R according to the specific scenario for a better performance.

## 4.6. External clock characteristics

**Table 4-12. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics<sup>(1)</sup>**

| Symbol             | Parameter  | Conditions  | Min | Typ | Max | Unit |
|--------------------|--|---|-----|-----|-----|------|
| $f_{HXTAL}$        | Crystal or ceramic frequency                         | $V_{DD} = 3.3\text{ V}$                           | 4   | 8   | 32  | MHz  |
| $R_F$              | Feedback resistor                                    | $V_{DD} = 3.3\text{ V}$                           | —   | 400 | —   | kΩ   |
| $C_{HXTAL}^{(2)}$  | Recommended matching capacitance on OSCIN and OSCOUT | —   | —   | 20  | 30  | pF   |
| $Duty_{HXTAL}$     | Crystal or ceramic duty cycle                        | —   | 30  | 50  | 70  | %    |
| $g_m^{(3)}$        | Oscillator transconductance                          | Startup   | —   | 30  | —   | mA/V |
| $I_{DD(HXTAL)}$    | Crystal or ceramic operating current                 | $V_{DD} = 3.3\text{ V}$<br>$HXTAL = 8\text{ MHz}$ | —   | 1.1 | —   | mA   |
| $t_{START(HXTAL)}$ | Crystal or ceramic startup time                      | $V_{DD} = 3.3\text{ V}$<br>$HXTAL = 8\text{ MHz}$ | —   | 1.8 | —   | ms   |

(1) Value guaranteed by design, not 100% tested in production.

(2)  $C_{HXTAL1} = C_{HXTAL2} = 2 * (C_{LOAD} - C_s)$ , For  $C_{HXTAL1}$  and  $C_{HXTAL2}$ , it is recommended matching capacitance on OSCIN and OSCOUT. For  $C_{LOAD}$ , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For  $C_s$ , it is PCB and MCU pin stray capacitance.

(3) More details about  $g_m$  could be found in **AN052 GD32 MCU Resonator-Based Clock Circuits**.

**Table 4-13. High speed external clock characteristics (HXTAL in bypass mode)<sup>(1)</sup>**

| Symbol                | Parameter                                     | Conditions                                      | Min          | Typ | Max          | Unit |
|-----------------------|---|---|--------------|-----|--------------|------|
| $f_{HXTAL(EXT)}$      | External clock source or oscillator frequency | $1.71 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ | 1            | —   | 50           | MHz  |
| $V_{HXTALH}$          | OSCIN input pin high level voltage            | $V_{DD} = 3.3 \text{ V}$                        | $0.7 V_{DD}$ | —   | $V_{DD}$     | V    |
| $V_{HXTALL}$          | OSCIN input pin low level voltage             |   | $V_{SS}$     | —   | $0.3 V_{DD}$ | V    |
| $t_{H/L(HXTAL)}$      | OSCIN high or low time                        | —   | 5            | —   | —            | ns   |
| $t_{R/F(HXTAL)}$      | OSCIN rise or fall time                       | —   | —            | —   | 10           | ns   |
| $C_{IN}$              | OSCIN input capacitance                       | —   | —            | 5   | —            | pF   |
| Duty <sub>HXTAL</sub> | Duty cycle                                    | —   | 40           | —   | 60           | %    |

(1) Value guaranteed by design, not 100% tested in production.

**Table 4-14. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics<sup>(1)</sup>**

| Symbol                    | Parameter  | Conditions         | Min | Typ    | Max | Unit                   |
|---------------------------|--|--------------------|-----|--------|-----|------------------------|
| $f_{LXTAL}$               | Crystal or ceramic frequency                             | —                  | —   | 32.768 | —   | kHz                    |
| $C_{LXTAL}^{(2)}$         | Recommended matching capacitance on OSC32IN and OSC32OUT | —                  | —   | 15     | —   | pF                     |
| Duty <sub>LXTAL</sub>     | Crystal or ceramic duty cycle                            | —                  | 30  | —      | 70  | %                      |
| $g_m^{(3)}$               | Oscillator transconductance                              | LXTALDRI[1:0] = 00 | —   | 4.6    | —   | $\mu\text{A}/\text{V}$ |
|                           |  | LXTALDRI[1:0] = 01 | —   | 7      | —   |                        |
|                           |  | LXTALDRI[1:0] = 10 | —   | 13.9   | —   |                        |
|                           |  | LXTALDRI[1:0] = 11 | —   | 20.8   | —   |                        |
| $I_{DD(LXTAL)}$           | Crystal or ceramic operating current                     | LXTALDRI[1:0] = 00 | —   | 0.6    | —   | $\mu\text{A}$          |
|                           |  | LXTALDRI[1:0] = 01 | —   | 0.8    | —   |                        |
|                           |  | LXTALDRI[1:0] = 10 | —   | 1.1    | —   |                        |
|                           |  | LXTALDRI[1:0] = 11 | —   | 1.6    | —   |                        |
| t <sub>START(LXTAL)</sub> | Crystal or ceramic startup time                          | —                  | —   | 1.8    | —   | s                      |

(1) Value guaranteed by design, not 100% tested in production.



(2)  $C_{LXTAL1} = C_{LXTAL2} = 2 * (C_{LOAD} - C_s)$ , For  $C_{LXTAL1}$  and  $C_{LXTAL2}$ , it is recommended matching capacitance on OSC32IN and OSC32OUT. For  $C_{LOAD}$ , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For  $C_s$ , it is PCB and MCU pin stray capacitance.

(3) More details about  $g_m$  could be found in **AN052 GD32 MCU Resonator-Based Clock Circuits**.

**Table 4-15. Low speed external user clock characteristics (LXTAL in bypass mode)<sup>(1)</sup>**

| Symbol                | Parameter                                     | Conditions              | Min          | Typ    | Max          | Unit |
|-----------------------|---|-------------------------|--------------|--------|--------------|------|
| $f_{LXTAL(EXT)}$      | External clock source or oscillator frequency | $V_{DD} = 3.3\text{ V}$ | —            | 32.768 | 1000         | kHz  |
| $V_{LXTALH}$          | OSC32IN input pin high level voltage          | —                       | 0.7 $V_{DD}$ | —      | $V_{DD}$     | V    |
| $V_{LXTALL}$          | OSC32IN input pin low level voltage           | —                       | $V_{SS}$     | —      | 0.3 $V_{DD}$ |      |
| $t_{H/L(LXTAL)}$      | OSC32IN high or low time                      | —                       | 450          | —      | —            | ns   |
| $t_{R/F(LXTAL)}$      | OSC32IN rise or fall time                     | —                       | —            | —      | 50           |      |
| $C_{IN}$              | OSC32IN input capacitance                     | —                       | —            | 5      | —            | pF   |
| Duty <sub>LXTAL</sub> | Duty cycle                                    | —                       | 30           | 50     | 70           | %    |

(1) Value guaranteed by design, not 100% tested in production.

**Figure 4-3. Recommended external OSCIN and OSCOUT pins circuit for crystal**

**Figure 4-4. Recommended external OSCIN and OSCOUT pins circuit for oscillator**


## 4.7. Internal clock characteristics

**Table 4-16. High speed internal clock (IRC16M) characteristics**

| Symbol                    | Parameter  | Conditions   | Min  | Typ | Max | Unit          |
|---------------------------|--|--|------|-----|-----|---------------|
| $f_{IRC16M}^{(1)}$        | High Speed Internal Oscillator (IRC16M) frequency        | $V_{DD} = 3.3 \text{ V}$   | —    | 16  | —   | MHz           |
| Drift $_{IRC16M}^{(2)}$   | IRC16M oscillator Frequency Drift, Factory-trimmed       | $V_{DD} = V_{DDA} = 3.3 \text{ V}$ , $T_A = -40^\circ\text{C} \sim +105^\circ\text{C}$ | -4.0 | —   | 4.0 | %             |
|                           |  | $V_{DD} = V_{DDA} = 3.3 \text{ V}$ , $T_A = 25^\circ\text{C}$                          | -1.0 | —   | 1.0 | %             |
|                           | IRC16M oscillator Frequency accuracy, User trimming step | —  | —    | 0.5 | —   | %             |
| Duty $_{IRC16M}^{(1)}$    | IRC16M oscillator duty cycle                             | $V_{DD} = V_{DDA} = 3.3 \text{ V}$   | 45   | 50  | 55  | %             |
| $I_{DDA(IRC16M)}^{(1)}$   | IRC16M oscillator operating current                      | —  | —    | 76  | —   | $\mu\text{A}$ |
| $t_{START(IRC16M)}^{(2)}$ | IRC16M oscillator startup time                           | —  | —    | 1.2 | —   | $\mu\text{s}$ |

(1) Value guaranteed by design, not 100% tested in production.

(2) Value guaranteed by characterization, not 100% tested in production.

**Table 4-17. High speed internal clock (IRC48M) characteristics**

| Symbol                    | Parameter  | Conditions   | Min  | Typ  | Max | Unit          |
|---------------------------|--|--|------|------|-----|---------------|
| $f_{IRC48M}^{(1)}$        | High Speed Internal Oscillator (IRC48M) frequency        | $V_{DD} = 3.3 \text{ V}$   | —    | 48   | —   | MHz           |
| Drift $_{IRC48M}^{(2)}$   | IRC48M oscillator Frequency drift, Factory-trimmed       | $V_{DD} = V_{DDA} = 3.3 \text{ V}$ , $T_A = -40^\circ\text{C} \sim +105^\circ\text{C}$ | -4.0 | —    | 4.0 | %             |
|                           |  | $V_{DD} = V_{DDA} = 3.3 \text{ V}$ , $T_J = 25^\circ\text{C}$                          | -2.0 | —    | 2.0 | %             |
|                           | IRC48M oscillator Frequency accuracy, User trimming step | —  | —    | 0.13 | —   | %             |
| Duty $_{IRC48M}^{(1)}$    | IRC48M oscillator duty cycle                             | $V_{DD} = V_{DDA} = 3.3 \text{ V}$   | 45   | 50   | 55  | %             |
| $I_{DDA(IRC48M)}^{(2)}$   | IRC48M oscillator operating current                      | —  | —    | 444  | —   | $\mu\text{A}$ |
| $t_{START(IRC48M)}^{(2)}$ | IRC48M oscillator startup time                           | —  | —    | 1.1  | —   | $\mu\text{s}$ |

(1) Value guaranteed by design, not 100% tested in production.

(2) Value guaranteed by characterization, not 100% tested in production.

**Table 4-18. Low speed internal clock (IRC32K) characteristics**

| <b>Symbol</b>           | <b>Parameter</b>                                 | <b>Conditions</b>   | <b>Min</b> | <b>Typ</b> | <b>Max</b> | <b>Unit</b>   |
|-------------------------|--|---|------------|------------|------------|---------------|
| $f_{IRC32K}$            | Low Speed Internal oscillator (IRC32K) frequency | $V_{DD} = V_{DDA} = 3.3 \text{ V}$ ,<br>$T_A = -40^\circ\text{C} \sim +105^\circ\text{C}$ | 20         | 32         | 45         | kHz           |
| $I_{DDA(IRC32K)}^{(1)}$ | IRC32K oscillator operating current              | $V_{DD} = V_{DDA} = 3.3 \text{ V}$  | —          | 550        | —          | nA            |
| $t_{SUIRC32K}^{(1)}$    | IRC32K oscillator startup time                   | —   | —          | 20         | —          | $\mu\text{s}$ |

(1) Value guaranteed by characterization, not 100% tested in production.

## 4.8. PLL characteristics

**Table 4-19. PLL characteristics<sup>(1)</sup>**

| <b>Symbol</b>        | <b>Parameter</b>                     | <b>Conditions</b>                    | <b>Min</b> | <b>Typ</b> | <b>Max</b> | <b>Unit</b>   |
|----------------------|--------------------------------------|--------------------------------------|------------|------------|------------|---------------|
| $f_{PLLIN}$          | PLL input clock frequency            | After pre div                        | 1          | —          | 2          | MHz           |
| $f_{VCO}$            | PLL VCO output clock frequency       | —                                    | 100        | —          | 500        | MHz           |
| $t_{LOCK}$           | PLL lock time                        | —                                    | —          | —          | 400        | $\mu\text{s}$ |
| $I_{DDA}$            | Current consumption on $V_{DDA}$     | $VCO \text{ freq} = 500 \text{ MHz}$ | —          | 600        | —          | $\mu\text{A}$ |
| $Jitter_{PLL}^{(2)}$ | Cycle Jitter(rms)                    | $VCO \text{ freq} = 480 \text{ MHz}$ | —          | 25         | —          | ps            |
|                      | Cycle Jitter (peak to peak)          |                                      | —          | 200        | —          |               |
|                      | Cycle to cycle Jitter(rms)           |                                      | —          | 40         | —          |               |
|                      | Cycle to cycle Jitter (peak to peak) |                                      | —          | 400        | —          |               |

(1) Value guaranteed by design, not 100% tested in production.

(2) Value given with main PLL running.

**Table 4-20. PLLI2S characteristics<sup>(1)</sup>**

| Symbol                               | Parameter                               | Conditions         | Min | Typ | Max | Unit |
|--------------------------------------|---|--------------------|-----|-----|-----|------|
| f <sub>PLLIN</sub>                   | PLLI2S input clock frequency            | After pre div      | 1   | —   | 2   | MHz  |
| f <sub>VCO</sub>                     | PLLI2S VCO output clock frequency       | —                  | 100 | —   | 500 | MHz  |
| t <sub>LOCK</sub>                    | PLLI2S lock time                        | —                  | —   | —   | 400 | μs   |
| I <sub>DDA</sub>                     | Current consumption on V <sub>DDA</sub> | VCO freq = 400 MHz | —   | 600 | —   | μA   |
| Jitter <sub>PLL</sub> <sup>(2)</sup> | Cycle Jitter(rms)                       | VCO freq = 480 MHz | —   | 25  | —   | ps   |
|                                      | Cycle Jitter (peak to peak)             |                    | —   | 200 | —   |      |
|                                      | Cycle to cycle Jitter(rms)              |                    | —   | 40  | —   |      |
|                                      | Cycle to cycle Jitter (peak to peak)    |                    | —   | 400 | —   |      |

(1) Value guaranteed by design, not 100% tested in production.

(2) Value given with main PLL running.

**Table 4-21. PLLSAI characteristics<sup>(1)</sup>**

| Symbol                               | Parameter                               | Conditions         | Min | Typ | Max | Unit |
|--------------------------------------|---|--------------------|-----|-----|-----|------|
| f <sub>PLLIN</sub>                   | PLLSAI input clock frequency            | After pre div      | 1   | —   | 2   | MHz  |
| f <sub>VCO</sub>                     | PLLSAI VCO output clock frequency       | —                  | 100 | —   | 500 | MHz  |
| t <sub>LOCK</sub>                    | PLLSAI lock time                        | —                  | —   | —   | 400 | μs   |
| I <sub>DDA</sub>                     | Current consumption on V <sub>DDA</sub> | VCO freq = 400 MHz | —   | 600 | —   | μA   |
| Jitter <sub>PLL</sub> <sup>(2)</sup> | Cycle Jitter(rms)                       | VCO freq = 480 MHz | —   | 25  | —   | ps   |
|                                      | Cycle Jitter (peak to peak)             |                    | —   | 200 | —   |      |
|                                      | Cycle to cycle Jitter(rms)              |                    | —   | 40  | —   |      |
|                                      | Cycle to cycle Jitter (peak to peak)    |                    | —   | 400 | —   |      |

(1) Value guaranteed by design, not 100% tested in production.

(2) Value given with main PLL running.

**Table 4-22. PLL spread spectrum clock generation (SSCG) characteristics<sup>(1)</sup>**

| Symbol           | Parameter                 | Conditions | Min | Typ | Max                | Unit |
|------------------|---------------------------|------------|-----|-----|--------------------|------|
| F <sub>MOD</sub> | Modulation frequency      | —          | —   | —   | 10                 | KHz  |
| Mdamp            | Peak modulation amplitude | —          | —   | —   | 2                  | %    |
| MODCNT*          | —                         | —          | —   | —   | 2 <sup>15</sup> -1 | —    |

(1) Value guaranteed by design, not 100% tested in production.

**Equation 1:** SSCG configuration equation:

$$\text{MODCNT} = \text{round}(f_{\text{PLLIN}}/4/f_{\text{mod}})$$

$$\text{MODSTEP} = \text{round}(\text{mdamp} * \text{PLLN} * 2^{14}/(\text{MODCNT} * 100))$$

The formula above (*Value guaranteed* by design, not 100% tested in production).

**Equation 1** is SSCG configuration equation.

## 4.9. Memory characteristics

**Table 4-23. Flash memory characteristics<sup>(1)</sup>**

| Symbol                     | Parameter   | Conditions                        | Min | Typ       | Max   | Unit    |
|----------------------------|---|-----------------------------------|-----|-----------|-------|---------|
| PE <sub>CYC</sub>          | Number of guaranteed program /erase cycles before failure (Endurance) | T <sub>A</sub> = -40 °C ~ +105 °C | 100 | —         | —     | kcycles |
| t <sub>RET</sub>           | Data retention time   | T <sub>A</sub> = 70 °C            | —   | 20        | —     | years   |
| t <sub>PROG</sub>          | Word programming time   | T <sub>A</sub> = -40°C ~ +105 °C  | —   | 350       | 1200  | μs      |
| t <sub>ERASE4kB</sub>      | Page(4kB) erase time  | T <sub>A</sub> = -40°C ~ +105 °C  | —   | 70+10     | 800   | ms      |
| t <sub>ERASE16kB</sub>     | Sector(16kB) erase time   |                                   | —   | 320       | 3200  |         |
| t <sub>ERASE64kB</sub>     | Sector(64kB) erase time   |                                   | —   | 300 + 100 | 6000  |         |
| t <sub>ERASE128kB</sub>    | Sector(128kB) erase time  |                                   | —   | 800       | 12000 |         |
| t <sub>ERASE256kB</sub>    | Sector(256kB) erase time  |                                   | —   | 1600      | 24000 |         |
| t <sub>MERASE(7.5MB)</sub> | Mass erase time   | T <sub>A</sub> = -40°C ~ +105 °C  | —   | 48        | 720   | s       |


(1) Value guaranteed by design, not 100% tested in production.

## 4.10. NRST pin characteristics

**Table 4-24. NRST pin characteristics<sup>(1)</sup>**

| Symbol                | Parameter                          | Conditions                                  | Min                 | Typ | Max                   | Unit |
|-----------------------|------------------------------------|---|---------------------|-----|-----------------------|------|
| V <sub>IL(NRST)</sub> | NRST Input low level voltage       | V <sub>DD</sub> = V <sub>DDA</sub> = 1.71 V | -0.3                | —   | 0.3 V <sub>DD</sub>   | V    |
| V <sub>IH(NRST)</sub> | NRST Input high level voltage      |   | 0.7 V <sub>DD</sub> | —   | V <sub>DD</sub> + 0.3 |      |
| V <sub>hyst</sub>     | Schmidt trigger Voltage hysteresis |   | —                   | 350 | —                     | mV   |
| V <sub>IL(NRST)</sub> | NRST Input low level voltage       | V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V  | -0.3                | —   | 0.3 V <sub>DD</sub>   | V    |
| V <sub>IH(NRST)</sub> | NRST Input high level voltage      |   | 0.7 V <sub>DD</sub> | —   | V <sub>DD</sub> + 0.3 |      |
| V <sub>hyst</sub>     | Schmidt trigger Voltage hysteresis |   | —                   | 429 | —                     | mV   |
| V <sub>IL(NRST)</sub> | NRST Input low level voltage       | V <sub>DD</sub> = V <sub>DDA</sub> = 3.6 V  | -0.3                | —   | 0.3 V <sub>DD</sub>   | V    |
| V <sub>IH(NRST)</sub> | NRST Input high level voltage      |   | 0.7 V <sub>DD</sub> | —   | V <sub>DD</sub> + 0.3 |      |
| V <sub>hyst</sub>     | Schmidt trigger Voltage hysteresis |   | —                   | 448 | —                     | mV   |
| R <sub>pu</sub>       | Pull-up equivalent resistor        | —   | —                   | 40  | —                     | kΩ   |

(1) Value guaranteed by design, not 100% tested in production.

**Figure 4-5. Recommended external NRST pin circuit**


## 4.11. GPIO characteristics

**Table 4-25. I/O port static characteristics<sup>(1)</sup>**

| Symbol     | Parameter                               |          | Conditions  | Min     | Typ | Max            | Unit |
|------------|---|----------|---|---------|-----|----------------|------|
| $V_{IL}$   | Standard IO Low level input voltage     |          | $1.71 \text{ V} \leq V_{DD} = V_{DDA} \leq 3.6 \text{ V}$ | -0.3    | —   | 0.3 VDD        | V    |
|            | 5V-tolerant IO Low level input voltage  |          | $1.71 \text{ V} \leq V_{DD} = V_{DDA} \leq 3.6 \text{ V}$ | -0.3    | —   | 0.3 VDD        | V    |
| $V_{IH}$   | Standard IO High level input voltage    |          | $1.71 \text{ V} \leq V_{DD} = V_{DDA} \leq 3.6 \text{ V}$ | 0.7 VDD | —   | $V_{DD} + 0.3$ | V    |
|            | 5V-tolerant IO High level input voltage |          | $1.71 \text{ V} \leq V_{DD} = V_{DDA} \leq 3.6 \text{ V}$ | 0.7 VDD | —   | $V_{DD} + 3.6$ | V    |
| $V_{HYS}$  | input hysteresis                        |          | $V_{DD} = 3.3 \text{ V}$                                  | —       | 490 | —              | mV   |
| $I_{LEAK}$ | Input leakage current                   |          | $V_{SS} \leq V_{IN} \leq V_{DD}$                          | -41.9   | —   | 69.9           | nA   |
| $R_{PU}$   | Internal pull-up resistor               | All pins | —   | —       | 40  | —              | kΩ   |
|            |   | PA10     | —   | —       | 10  | —              |      |
| $R_{PD}$   | Internal pull-down resistor             | All pins | —   | —       | 40  | —              | kΩ   |
|            |   | PA10     | —   | —       | 10  | —              |      |

(1) Value guaranteed by design, not 100% tested in production

**Table 4-26. Output voltage characteristics for all I/Os except PC13, PC14, PC15<sup>(1)(2)</sup>**

| Speed | Symbol   | Parameter  | Conditions                | Min                       | Typ   | Max   | Unit |
|-------|----------|--|---------------------------|---------------------------|-------|-------|------|
| 00    | $V_{OL}$ | Low level output voltage for an IO Pin<br>( $I_{IO} = +1 \text{ mA}$ ) | $V_{DD} = 1.71 \text{ V}$ | —                         | 0.217 | —     | V    |
|       |          |  | $V_{DD} = 3.3 \text{ V}$  | —                         | 0.123 | —     |      |
|       |          |  | $V_{DD} = 3.6 \text{ V}$  | —                         | 0.122 | —     |      |
|       |          |  | $V_{DD} = 1.71 \text{ V}$ | —                         | /     | —     |      |
|       | $V_{OH}$ | Low level output voltage for an IO Pin<br>( $I_{IO} = +4 \text{ mA}$ ) | $V_{DD} = 3.3 \text{ V}$  | —                         | 0.523 | —     |      |
|       |          |  | $V_{DD} = 3.6 \text{ V}$  | —                         | 0.504 | —     |      |
|       |          | High level output voltage for an IO Pin                                |                           | $V_{DD} = 1.71 \text{ V}$ | —     | 1.425 | —    |
|       |          |  |                           | $V_{DD} = 3.3 \text{ V}$  | —     | 3.161 | —    |

| <b>Speed</b> | <b>Symbol</b>   | <b>Parameter</b>   | <b>Conditions</b>        | <b>Min</b> | <b>Typ</b> | <b>Max</b> | <b>Unit</b> |
|--------------|-----------------|--|--------------------------|------------|------------|------------|-------------|
|              |                 | (I <sub>IO</sub> = +1 mA)  | V <sub>DD</sub> = 3.6 V  | —          | 3.481      | —          |             |
|              |                 | High level output voltage<br>for an IO Pin<br>(I <sub>IO</sub> = +4 mA)  | V <sub>DD</sub> = 1.71V  | —          | /          | —          |             |
|              |                 |  | V <sub>DD</sub> = 3.3 V  | —          | 2.666      | —          |             |
|              |                 |  | V <sub>DD</sub> = 3.6 V  | —          | 3.015      | —          |             |
| 01           | V <sub>OL</sub> | Low level output voltage<br>for an IO Pin<br>(I <sub>IO</sub> = +8 mA)   | V <sub>DD</sub> = 1.71 V | —          | 0.395      | —          | V           |
|              |                 |  | V <sub>DD</sub> = 3.3 V  | —          | 0.212      | —          |             |
|              |                 |  | V <sub>DD</sub> = 3.6 V  | —          | 0.207      | —          |             |
|              |                 | Low level output voltage<br>for an IO Pin<br>(I <sub>IO</sub> = +20 mA)  | V <sub>DD</sub> = 1.71 V | —          | /          | —          |             |
|              |                 |  | V <sub>DD</sub> = 3.3 V  | —          | 0.557      | —          |             |
|              |                 |  | V <sub>DD</sub> = 3.6 V  | —          | 0.541      | —          |             |
|              | V <sub>OH</sub> | High level output voltage<br>for an IO Pin<br>(I <sub>IO</sub> = +8 mA)  | V <sub>DD</sub> = 1.71 V | —          | 1.175      | —          |             |
|              |                 |  | V <sub>DD</sub> = 3.3 V  | —          | 3.054      | —          |             |
|              |                 |  | V <sub>DD</sub> = 3.6 V  | —          | 3.382      | —          |             |
|              |                 | High level output voltage<br>for an IO Pin<br>(I <sub>IO</sub> = +20 mA) | V <sub>DD</sub> = 1.71 V | —          | /          | —          |             |
| 10           | V <sub>OL</sub> | Low level output voltage<br>for an IO Pin<br>(I <sub>IO</sub> = +8 mA)   | V <sub>DD</sub> = 1.71 V | —          | 0.262      | —          | V           |
|              |                 |  | V <sub>DD</sub> = 3.3 V  | —          | 0.156      | —          |             |
|              |                 |  | V <sub>DD</sub> = 3.6 V  | —          | 0.152      | —          |             |
|              |                 | Low level output voltage<br>for an IO Pin<br>(I <sub>IO</sub> = +20 mA)  | V <sub>DD</sub> = 1.71 V | —          | /          | —          |             |
|              |                 |  | V <sub>DD</sub> = 3.3 V  | —          | 0.403      | —          |             |
|              |                 |  | V <sub>DD</sub> = 3.6 V  | —          | 0.392      | —          |             |
|              | V <sub>OH</sub> | High level output voltage<br>for an IO Pin<br>(I <sub>IO</sub> = +8 mA)  | V <sub>DD</sub> = 1.71 V | —          | 1.363      | —          |             |
|              |                 |  | V <sub>DD</sub> = 3.3 V  | —          | 3.125      | —          |             |
|              |                 |  | V <sub>DD</sub> = 3.6 V  | —          | 3.449      | —          |             |
|              |                 | High level output voltage<br>for an IO Pin<br>(I <sub>IO</sub> = +20 mA) | V <sub>DD</sub> = 1.71 V | —          | /          | —          |             |
| 11           | V <sub>OL</sub> | Low level output voltage<br>for an IO Pin<br>(I <sub>IO</sub> = +8 mA)   | V <sub>DD</sub> = 1.71 V | —          | 0.166      | —          | V           |
|              |                 |  | V <sub>DD</sub> = 3.3 V  | —          | 0.105      | —          |             |
|              |                 |  | V <sub>DD</sub> = 3.6 V  | —          | 0.104      | —          |             |
|              |                 | Low level output voltage<br>for an IO Pin<br>(I <sub>IO</sub> = +15 mA)  | V <sub>DD</sub> = 1.71 V | —          | 0.339      | —          |             |
|              |                 | Low level output voltage<br>for an IO Pin<br>(I <sub>IO</sub> = +20 mA)  | V <sub>DD</sub> = 3.3 V  | —          | 0.269      | —          |             |
|              |                 |  | V <sub>DD</sub> = 3.6 V  | —          | 0.263      | —          |             |
|              | V <sub>OH</sub> | High level output voltage<br>for an IO Pin<br>(I <sub>IO</sub> = +8 mA)  | V <sub>DD</sub> = 1.71 V | —          | 1.495      | —          | V           |
|              |                 |  | V <sub>DD</sub> = 3.3 V  | —          | 3.186      | —          |             |
|              |                 |  | V <sub>DD</sub> = 3.6 V  | —          | 3.506      | —          |             |
|              |                 | High level output voltage<br>for an IO Pin                               | V <sub>DD</sub> = 1.71 V | —          | 1.262      | —          |             |

| Speed | Symbol | Parameter  | Conditions              | Min | Typ   | Max | Unit |
|-------|--------|--|-------------------------|-----|-------|-----|------|
|       |        | (I <sub>IO</sub> = +15 mA)   |                         |     |       |     |      |
|       |        | High level output voltage<br>for an IO Pin<br>(I <sub>IO</sub> = +20 mA) | V <sub>DD</sub> = 3.3 V | —   | 2.987 | —   |      |
|       |        |  | V <sub>DD</sub> = 3.6 V | —   | 3.315 | —   |      |

(1) Value guaranteed by characterization, not 100% tested in production.

(2) All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current(typical source capability:3 mA shared between these IOs, but sink capability is same as other IO), the speed of GPIOs PC13 to PC15 should not exceed 2 MHz when they are in output mode(maximum load: 30 pF).

**Table 4-27. I/O port AC characteristics<sup>(1)(2)(3)(4)</sup>**

| Speed             | Symbol | Parameter  | Conditions   | Min | Typ  | Max | Unit |
|-------------------|--------|--|--|-----|------|-----|------|
| 00                | tr/tf  | Output high to low<br>level fall time and<br>output low to high<br>level rise time | 1.71 V≤ V <sub>DD</sub> ≤3.6 V, C <sub>L</sub> = 10 pF | —   | 44.8 | —   | ns   |
|                   |        |  | 1.71 V≤ V <sub>DD</sub> ≤3.6 V, C <sub>L</sub> = 30 pF | —   | 60.8 | —   |      |
|                   |        |  | 1.71 V≤ V <sub>DD</sub> ≤3.6 V, C <sub>L</sub> = 50 pF | —   | 78.2 | —   |      |
| 01                | tr/tf  | Output high to low<br>level fall time and<br>output low to high<br>level rise time | 1.71 V≤ V <sub>DD</sub> ≤3.6 V, C <sub>L</sub> = 10 pF | —   | 4.6  | —   | ns   |
|                   |        |  | 1.71 V≤ V <sub>DD</sub> ≤3.6 V, C <sub>L</sub> = 30 pF | —   | 11   | —   |      |
|                   |        |  | 1.71 V≤ V <sub>DD</sub> ≤3.6 V, C <sub>L</sub> = 50 pF | —   | 14   | —   |      |
| 10                | tr/tf  | Output high to low<br>level fall time and<br>output low to high<br>level rise time | 1.71 V≤ V <sub>DD</sub> ≤3.6 V, C <sub>L</sub> = 10 pF | —   | 3.4  | —   | ns   |
|                   |        |  | 1.71 V≤ V <sub>DD</sub> ≤3.6 V, C <sub>L</sub> = 30 pF | —   | 4.6  | —   |      |
|                   |        |  | 1.71 V≤ V <sub>DD</sub> ≤3.6 V, C <sub>L</sub> = 50 pF | —   | 6.4  | —   |      |
| 11 <sup>(5)</sup> | tr/tf  | Output high to low<br>level fall time and<br>output low to high<br>level rise time | 1.71 V≤ V <sub>DD</sub> ≤3.6 V, C <sub>L</sub> = 10 pF | —   | 2.4  | —   | ns   |
|                   |        |  | 1.71 V≤ V <sub>DD</sub> ≤3.6 V, C <sub>L</sub> = 30 pF | —   | 3.4  | —   |      |
|                   |        |  | 1.71 V≤ V <sub>DD</sub> ≤3.6 V, C <sub>L</sub> = 50 pF | —   | 4.3  | —   |      |

(1) The maximum frequency is defined with the following conditions: (tr+tf) ≤ 2/3 T Skew ≤ 1/20 T 45%<Duty cycle<55%

(2) The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.

(3) Value guaranteed by characterization, not 100% tested in production.

(4) The data is for reference only, and the specific values are related to PCB Layout.

(5) I/O port compensation active.

## 4.12. ADC characteristics

**Table 4-28. ADC characteristics<sup>(1)</sup>**

| Symbol                           | Parameter                  | Conditions                          | Min | Typ | Max               | Unit |
|----------------------------------|----------------------------|-------------------------------------|-----|-----|-------------------|------|
| V <sub>DDA</sub>                 | Operating voltage          | —                                   | 1.8 | 3.3 | 3.6               | V    |
| V <sub>IN</sub>                  | ADC input voltage range    | —                                   | 0   | —   | V <sub>REFP</sub> | V    |
| V <sub>REFP</sub> <sup>(2)</sup> | Positive Reference Voltage | V <sub>DDA</sub> ≥V <sub>REFP</sub> | 1.8 | 3.3 | V <sub>DDA</sub>  | V    |
| f <sub>ADC</sub>                 | ADC clock                  | 2.6 V≤V <sub>DDA</sub> ≤3.6 V       | —   | —   | 40                | MHz  |

| Symbol             | Parameter                                       | Conditions                                   | Min   | Typ   | Max               | Unit               |
|--------------------|---|--|-------|-------|-------------------|--------------------|
|                    |   | 1.8 V ≤ V <sub>REFP</sub> ≤ V <sub>DDA</sub> |       |       |                   | 36                 |
|                    |   | 1.8 V ≤ V <sub>DDA</sub> ≤ 2.6 V             | —     | —     | 36                |                    |
|                    |   | 1.8 V ≤ V <sub>REFP</sub> ≤ V <sub>DDA</sub> |       |       |                   |                    |
| f <sub>s</sub>     | Sampling rate                                   | 12-bit                                       | 0.15  | —     | 2.67              | MSPS               |
|                    |   | 10-bit                                       | 0.16  | —     | 3.07              |                    |
|                    |   | 8-bit  | 0.161 | —     | 3.63              |                    |
|                    |   | 6-bit  | 0.162 | —     | 4.44              |                    |
| V <sub>AIN</sub>   | Conversion voltage range                        | 24 external; 3 internal                      | 0     | —     | V <sub>REFP</sub> | V                  |
| R <sub>AIN</sub>   | External input impedance                        | See <a href="#">Equation 2</a>               | —     | —     | 49.17             | kΩ                 |
| R <sub>ADC</sub>   | Internal resistance                             | V <sub>DDA</sub> ≥ 2.6V                      | —     | —     | 0.55              | kΩ                 |
| C <sub>ADC</sub>   | Input sampling capacitance                      | No pin/pad capacitance included              | —     | —     | 3.68              | pF                 |
| t <sub>START</sub> | ADC Start-up time                               | —  | —     | —     | 1                 | μs                 |
| t <sub>CAL</sub>   | calibration time                                | f <sub>ADC</sub> = 40 MHz                    | —     | 14.05 | 56.3              | 1/f <sub>ADC</sub> |
| t <sub>s</sub>     | Sampling time                                   | f <sub>ADC</sub> = 40 MHz                    | 0.075 | —     | 12                | 1/f <sub>ADC</sub> |
| t <sub>CONV</sub>  | Total conversion time (including sampling time) | 12-bit                                       | —     | 15    | —                 | 1/f <sub>ADC</sub> |
|                    |   | 10-bit                                       | —     | 13    | —                 |                    |
|                    |   | 8-bit  | —     | 11    | —                 |                    |
|                    |   | 6-bit  | —     | 9     | —                 |                    |

(1) Value guaranteed by design, not 100% tested in production.

(2) V<sub>REFP</sub> should always be equal to or less than V<sub>DDA</sub>, especially during power up.

$$\text{Equation 2: } R_{AIN} \text{ max formula } R_{AIN} < \frac{T_s}{f_{ADC} * C_{ADC} * \ln(2^{N+2})} - R_{ADC}$$

The formula above ([Equation 2](#)) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

**Table 4-29. Internal reference voltage calibration values<sup>(1)(2)</sup>**

| Symbol              | Test conditions   | Memory address            |
|---------------------|---|---------------------------|
| V <sub>REFINT</sub> | V <sub>DD</sub> = V <sub>DDA</sub> = V <sub>REFP</sub> = 3.3 V (± 10mV, Temperature = 25 °C (± 5 °C)) | 0x1FFF 77FC - 0x1FFF 77FD |

(1) V<sub>REFINT</sub> is internally connected to the ADC\_IN17 input channel.

(2) Value guaranteed by characterization, not 100% tested in production.

**Table 4-30. ADC R<sub>AIN</sub> max for f<sub>ADC</sub> = 40 MHz<sup>(1)(2)</sup>**

| T <sub>s</sub> (cycles) | t <sub>s</sub> (μs) | R <sub>AIN</sub> max (kΩ) |
|-------------------------|---------------------|---------------------------|
| 3                       | 0.075               | 0.55                      |
| 15                      | 0.375               | 4.65                      |
| 28                      | 0.7                 | 9.15                      |
| 55                      | 1.375               | 18.43                     |

| <b>T<sub>s</sub> (cycles)</b> | <b>t<sub>s</sub> (us)</b> | <b>R<sub>AIN max</sub> (kΩ)</b> |
|-------------------------------|---------------------------|---------------------------------|
| 84                            | 2.1                       | 28.46                           |
| 112                           | 2.8                       | 38.1                            |
| 144                           | 3.6                       | 49.17                           |
| 480                           | 12                        | N/A                             |

- (1) Value guaranteed by design, not 100% tested in production.  
(2) Extra internal capacitors (such as pin capacitors, etc.) need to be considered when calculating the actual RAIN. Here we take 3.8pF for the extra internal capacitance.

**Table 4-31. ADC dynamic accuracy at f<sub>ADC</sub> = 36 MHz<sup>(1)</sup>**

| <b>Symbol</b> | <b>Parameter</b>                     | <b>Test conditions</b>   | <b>Min</b> | <b>Typ</b> | <b>Max</b> | <b>Unit</b> |
|---------------|--------------------------------------|--|------------|------------|------------|-------------|
| ENOB          | Effective number of bits             | f <sub>ADC</sub> = 36 MHz<br>V <sub>DDA</sub> = V <sub>REF+</sub> = 1.8 V<br>Input Frequency = 50 kHz<br>Temperature = 25 °C | 10.4       | 10.65      | —          | bits        |
| SNDR          | Signal-to-noise and distortion ratio |  | 64.5       | 65.8       | —          | dB          |
| SNR           | Signal-to-noise ratio                |  | 64.8       | 67         | —          |             |
| THD           | Total harmonic distortion            |  | -74        | -76        | —          |             |

- (1) Value guaranteed by characterization, not 100% tested in production.

**Table 4-32. ADC dynamic accuracy at f<sub>ADC</sub> = 40 MHz<sup>(1)</sup>**

| <b>Symbol</b> | <b>Parameter</b>                     | <b>Test conditions</b>   | <b>Min</b> | <b>Typ</b> | <b>Max</b> | <b>Unit</b> |
|---------------|--------------------------------------|--|------------|------------|------------|-------------|
| ENOB          | Effective number of bits             | f <sub>ADC</sub> = 40 MHz<br>V <sub>DDA</sub> = V <sub>REF+</sub> = 3.3 V<br>Input Frequency = 50 kHz<br>Temperature = 25 °C | 10.8       | 11         | —          | bits        |
| SNDR          | Signal-to-noise and distortion ratio |  | 66.8       | 68         | —          | dB          |
| SNR           | Signal-to-noise ratio                |  | 66.7       | 68.5       | —          |             |
| THD           | Total harmonic distortion            |  | -75        | -78        | —          |             |

- (1) Value guaranteed by characterization, not 100% tested in production.

**Table 4-33. ADC static accuracy at f<sub>ADC</sub> = 36 MHz<sup>(1)</sup>**

| <b>Symbol</b> | <b>Parameter</b>             | <b>Test conditions</b>  | <b>Typ</b> | <b>Max</b> | <b>Unit</b> |
|---------------|------------------------------|---|------------|------------|-------------|
| Offset        | Offset error                 | f <sub>ADC</sub> = 36 MHz<br>V <sub>DDA</sub> = V <sub>REF+</sub> = 1.8 V | ±1.5       | —          | LSB         |
| DNL           | Differential linearity error |   | ±0.9       | —          |             |
| INL           | Integral linearity error     |   | ±2         | —          |             |

- (1) Value guaranteed by characterization, not 100% tested in production.

**Table 4-34. ADC static accuracy at f<sub>ADC</sub> = 40 MHz<sup>(1)</sup>**

| <b>Symbol</b> | <b>Parameter</b>             | <b>Test conditions</b>  | <b>Typ</b> | <b>Max</b> | <b>Unit</b> |
|---------------|------------------------------|---|------------|------------|-------------|
| Offset        | Offset error                 | f <sub>ADC</sub> = 40 MHz<br>V <sub>DDA</sub> = V <sub>REF+</sub> = 3.3 V | ±1.5       | —          | LSB         |
| DNL           | Differential linearity error |   | ±0.9       | —          |             |
| INL           | Integral linearity error     |   | ±1.5       | —          |             |

- (1) Value guaranteed by characterization, not 100% tested in production.

## 4.13. Temperature sensor characteristics

**Table 4-35. Temperature sensor characteristics<sup>(1)</sup>**

| Symbol                             | Parameter                                      | Min | Typ   | Max | Unit  |
|------------------------------------|--|-----|-------|-----|-------|
| T <sub>L</sub>                     | V <sub>SENSE</sub> linearity with temperature  | —   | ±1.5  | —   | °C    |
| Avg_Slope                          | Average slope                                  | —   | 3.9   | —   | mV/°C |
| V <sub>25</sub>                    | Voltage at 25 °C                               | —   | 1.225 | —   | V     |
| t <sub>start</sub>                 | Start time                                     | —   | 10    | 15  | μs    |
| t <sub>S_temp</sub> <sup>(2)</sup> | ADC sampling time when reading the temperature | —   | 17.1  | —   | μs    |

(1) Value guaranteed by characterization, not 100% tested in production.

(2) Shortest sampling time can be determined in the application by multiple iterations.

**Table 4-36. Temperature sensor calibration values**

| Symbol | Test conditions   | Memory address            |
|--------|---|---------------------------|
| TSV25  | V <sub>DD</sub> = V <sub>DDA</sub> = V <sub>REFP</sub> = 3.3 V (±10mV, Temperature = 25 °C (±5 °C)) | 0x1FFF 77F8 - 0x1FFF 77F9 |

## 4.14. DAC characteristics

**Table 4-37. DAC characteristics<sup>(1)</sup>**

| Symbol                | Parameter   | Conditions  |  | Min    | Typ              | Max                        | Unit |
|-----------------------|---|---|--|--------|------------------|----------------------------|------|
| V <sub>DDA</sub>      | Operating voltage   | —   |  | 1.71   | 3.3              | 3.6                        | V    |
| V <sub>REFP</sub>     | Positive Reference Voltage  | —   |  | 1.71   | —                | V <sub>DDA</sub>           | V    |
| V <sub>REFN</sub>     | Negative Reference Voltage  | —   |  | —      | V <sub>SSA</sub> | —                          | V    |
| R <sub>LOAD</sub>     | Resistive load  | Resistive load<br>with buffer ON                                  | connected to V <sub>SSA</sub><br>connected to V <sub>DDA</sub> | 5<br>5 | —<br>—           | —<br>—                     | kΩ   |
| R <sub>O</sub>        | Impedance output  | Impedance output with buffer<br>OFF                               |  | —      | —                | 15                         | kΩ   |
| C <sub>LOAD</sub>     | Capacitive load   | DAC output buffer ON  |  | —      | —                | 50                         | pF   |
| V <sub>DAC_OUT</sub>  | Voltage on DAC_OUT<br>output  | DAC output buffer ON  |  | 0.2    | —                | V <sub>DDA</sub> –<br>0.2  | V    |
|                       |   | DAC output buffer OFF   |  | 0.5m   | —                | V <sub>DDA</sub> –<br>1LSB | V    |
| t <sub>SETTLING</sub> | Settling time (full scale: for<br>a 12-bit code transition<br>between the lowest and the<br>highest input codes when<br>DAC_OUT reaches the<br>final value of<br>±1LSB, ±2LSB, ±4LSB,<br>±8LSB) | Normal mode, DAC<br>output buffer ON, CL<br>≤ 50 pF,<br>RL ≥ 5 kΩ | ±1 LSB   | —      | 0.6              | —                          | μs   |
|                       |   |   | ±2 LSB   | —      | 0.52             | —                          |      |
|                       |   |   | ±4 LSB   | —      | 0.51             | —                          |      |
|                       |   |   | ±8 LSB   | —      | 0.5              | —                          |      |
|                       |   | Normal mode, DAC output buffer<br>OFF, ±1LSB CL=10 pF             |  | —      | 1.9              | —                          |      |

| <b>Symbol</b>        | <b>Parameter</b>   | <b>Conditions</b>   |                              | <b>Min</b> | <b>Typ</b> | <b>Max</b> | <b>Unit</b>   |
|----------------------|--|---|------------------------------|------------|------------|------------|---------------|
| tWAKEUP              | Wakeup time from off state (setting the ENx bit in the DAC Control register) until the final value of $\pm 1$ LSB is reached | Normal mode, DAC output buffer ON, $CL \leq 50 \text{ pF}$ , $RL = 5 \text{ k}\Omega$ |                              | —          | 5          | 10         | $\mu\text{s}$ |
|                      |  | Normal mode, DAC output buffer OFF, $CL \leq 10 \text{ pF}$                           |                              | —          | 3          | 6          |               |
| I <sub>DDA</sub>     | DAC current consumption in quiescent mode  | DAC output buffer ON  | No load, middle code (0x800) | —          | 450        | —          | $\mu\text{A}$ |
|                      |  |   | No load, worst code (0xF1C)  | —          | 500        | —          |               |
|                      |  | DAC output buffer OFF   | No load, middle (0x800)      | —          | 1.3        | —          |               |
| I <sub>DDVREFP</sub> | DAC current consumption in quiescent mode  | DAC output buffer ON  | No load, middle code (0x800) | —          | 82         | —          | $\mu\text{A}$ |
|                      |  |   | No load, worst code (0xF1C)  | —          | 286        | —          |               |
|                      |  | DAC output buffer OFF   | No load, middle code (0x800) | —          | 82         | —          |               |
| PSRR                 | Power supply rejection ratio(to $V_{DDA}$ )  | No $R_{Load}$ , $C_{LOAD}=50 \text{ pF}$  |                              | —          | -90        | -75        | dB            |

(1) Value guaranteed by design, not 100% tested in production.

**Table 4-38. DAC accuracy<sup>(1)</sup>**

| <b>Symbol</b> | <b>Parameter</b>           | <b>Test conditions</b> |                             | <b>Min</b> | <b>Typ</b> | <b>Max</b> | <b>Unit</b> |
|---------------|----------------------------|------------------------|-----------------------------|------------|------------|------------|-------------|
| DNL           | Differential non linearity | DAC output buffer ON   | $V_{REFP} = 3.6 \text{ V}$  | —          | 0.93       | —          | LSB         |
|               |                            |                        | $V_{REFP} = 1.71 \text{ V}$ | —          | 0.83       | —          |             |
|               |                            | DAC output buffer OFF  | $V_{REFP} = 3.6 \text{ V}$  | —          | 0.91       | —          |             |
|               |                            |                        | $V_{REFP} = 1.71 \text{ V}$ | —          | 0.88       | —          |             |
| INL           | Integral non linearity     | DAC output buffer ON   | $V_{REFP} = 3.6 \text{ V}$  | —          | 2.65       | —          | LSB         |
|               |                            |                        | $V_{REFP} = 1.71 \text{ V}$ | —          | 2.47       | —          |             |
|               |                            | DAC output buffer OFF  | $V_{REFP} = 3.6 \text{ V}$  | —          | 1.43       | —          |             |
|               |                            |                        | $V_{REFP} = 1.71 \text{ V}$ | —          | 1.64       | —          |             |
| Offset        | Offset error               | DAC output buffer ON   | $V_{REFP} = 3.6 \text{ V}$  | —          | 0.4        | —          | LSB         |
|               |                            |                        | $V_{REFP} = 1.71 \text{ V}$ | —          | -0.92      | —          |             |
|               |                            | DAC output buffer OFF  | $V_{REFP} = 3.6 \text{ V}$  | —          | 1.25       | —          |             |
|               |                            |                        | $V_{REFP} = 1.71 \text{ V}$ | —          | 1.24       | —          |             |
| GE            | Gain error                 | DAC output buffer ON   | $V_{REFP} = 3.6 \text{ V}$  | —          | -0.03      | —          | %           |
|               |                            |                        | $V_{REFP} = 1.71 \text{ V}$ | —          | -0.05      | —          |             |

| Symbol | Parameter | Test conditions          |  |                             |  | Min | Typ   | Max | Unit |
|--------|-----------|--------------------------|--|-----------------------------|--|-----|-------|-----|------|
|        |           | DAC output buffer<br>OFF |  | $V_{REFP} = 3.6 \text{ V}$  |  | —   | -0.02 | —   |      |
|        |           |                          |  | $V_{REFP} = 1.71 \text{ V}$ |  | —   | 0.004 | —   |      |

(1) Value guaranteed by characterization, not 100% tested in production.

## 4.15. I2C characteristics


**Table 4-39. I2C characteristics<sup>(1)(2)</sup>**

| Symbol           | Parameter                               | Conditions | Standard mode    |      | Fast mode |     | Fast mode plus |     | Unit |
|------------------|---|------------|------------------|------|-----------|-----|----------------|-----|------|
|                  |   |            | Min              | Max  | Min       | Max | Min            | Max |      |
| $t_{SCL(H)}$     | SCL clock high time                     | —          | 4.0              | —    | 0.6       | —   | 0.2            | —   | μs   |
| $t_{SCL(L)}$     | SCL clock low time                      | —          | 4.7              | —    | 1.3       | —   | 0.5            | —   | μs   |
| $t_{SU(SDA)}$    | SDA setup time                          | —          | 250              | —    | 100       | —   | 50             | —   | ns   |
| $t_{H(SDA)}$     | SDA data hold time                      | —          | 0 <sup>(3)</sup> | 3450 | 0         | 900 | 0              | 450 | ns   |
| $t_{R(SDA/SCL)}$ | SDA and SCL rise time                   | —          | —                | 1000 | —         | 300 | —              | 120 | ns   |
| $t_{F(SDA/SCL)}$ | SDA and SCL fall time                   | —          | —                | 300  | —         | 300 | —              | 120 | ns   |
| $t_{H(STA)}$     | Start condition hold time               | —          | 4.0              | —    | 0.6       | —   | 0.26           | —   | μs   |
| $t_{SU(STA)}$    | Repeated Start condition setup time     | —          | 4.7              | —    | 0.6       | —   | 0.26           | —   | μs   |
| $t_{SU(STO)}$    | Stop condition setup time               | —          | 4.0              | —    | 0.6       | —   | 0.26           | —   | μs   |
| $t_{BUFF}$       | Stop to Start condition time (bus free) | —          | 4.7              | —    | 1.3       | —   | 0.5            | —   | μs   |

(1) Value guaranteed by design, not 100% tested in production.

(2) To ensure the standard mode I2C frequency,  $f_{PCLK1}$  must be at least 2 MHz. To ensure the fast mode I2C frequency,  $f_{PCLK1}$  must be at least 4 MHz. To ensure the fast mode plus I2C frequency,  $f_{PCLK1}$  must be at least a multiple of 10 MHz.

(3) The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.

**Figure 4-6. I<sub>C</sub> bus timing diagram**




## 4.16. SPI characteristics

**Table 4-40. Standard SPI characteristics**

| Symbol                              | Parameter                | Conditions  | Min  | Typ  | Max  | Unit |
|-------------------------------------|--------------------------|---|------|------|------|------|
| f <sub>SCK</sub> <sup>(1)</sup>     | SCK clock frequency      | —   | —    | —    | 25   | MHz  |
| t <sub>SCK(H)</sub> <sup>(2)</sup>  | SCK clock high time      | Master mode, f <sub>PCLKx</sub> = 100 MHz,<br>presc = 4 | 18.8 | 20   | 20.4 | ns   |
| t <sub>SCK(L)</sub> <sup>(2)</sup>  | SCK clock low time       | Master mode, f <sub>PCLKx</sub> = 100 MHz,<br>presc = 4 | 18.6 | 20   | 20.4 | ns   |
| <b>SPI master mode</b>              |                          |   |      |      |      |      |
| t <sub>V(MO)</sub> <sup>(2)</sup>   | Data output valid time   | —   | —    | —    | 4.8  | ns   |
| t <sub>U(MI)</sub> <sup>(1)</sup>   | Data input setup time    | —   | 6    | —    | —    | ns   |
| t <sub>H(MI)</sub> <sup>(1)</sup>   | Data input hold time     | —   | 0    | —    | —    | ns   |
| <b>SPI slave mode</b>               |                          |   |      |      |      |      |
| t <sub>U(NSS)</sub> <sup>(1)</sup>  | NSS enable setup time    | —   | 0    | —    | —    | ns   |
| t <sub>H(NSS)</sub> <sup>(1)</sup>  | NSS enable hold time     | —   | 3.3  | —    | —    | ns   |
| t <sub>A(SO)</sub> <sup>(2)</sup>   | Data output access time  | —   | —    | 6.56 | —    | ns   |
| t <sub>DIS(SO)</sub> <sup>(2)</sup> | Data output disable time | —   | —    | 7.4  | —    | ns   |
| t <sub>V(SO)</sub> <sup>(2)</sup>   | Data output valid time   | —   | —    | 7.52 | —    | ns   |
| t <sub>U(SI)</sub> <sup>(1)</sup>   | Data input setup time    | —   | 0    | —    | —    | ns   |
| t <sub>H(SI)</sub> <sup>(1)</sup>   | Data input hold time     | —   | 2.2  | —    | —    | ns   |

(1) Value guaranteed by design, not 100% tested in production.

(2) Value guaranteed by characterization, not 100% tested in production.

**Figure 4-7. SPI timing diagram - master mode**

**Figure 4-8. SPI timing diagram - slave mode**


## 4.17. SAI characteristics

**Table 4-41. SAI characteristics<sup>(1)</sup>**

| Symbol    | Parameter             | Conditions   | Min | Typ | Max | Unit |
|-----------|-----------------------|--|-----|-----|-----|------|
| $f_{MCK}$ | SAI Main clock output | —  | —   | —   | 50  |      |
| $f_{CK}$  | SAI clock frequency   | Master transmitter, $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ | —   | —   | 45  | MHz  |

| Symbol | Parameter | Conditions  | Min | Typ | Max  | Unit |
|--------|-----------|---|-----|-----|------|------|
|        |           | Master transmitter, $1.71 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ | —   | —   | 32   |      |
|        |           | Master receiver, $1.71 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$    | —   | —   | 32   |      |
|        |           | Slave transmitter, $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$   | —   | —   | 47.5 |      |
|        |           | Slave transmitter, $1.71 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$  | —   | —   | 41.5 |      |
|        |           | Slave receiver, $1.71 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$     | —   | —   | 50   |      |

(1) Value guaranteed by design, not 100% tested in production.



## 4.18. I2S characteristics

**Table 4-42. I2S characteristics**

| Symbol                 | Parameter                        | Conditions   | Min | Typ  | Max  | Unit |
|------------------------|----------------------------------|--|-----|------|------|------|
| $f_{CK}^{(1)}$         | Clock frequency                  | Master mode (data: 32 bits,<br>Audio frequency = 96 kHz) | —   | 6.25 | —    | MHz  |
|                        |                                  | Slave mode   | —   | —    | 12.5 |      |
| $t_H^{(2)}$            | Clock high time                  | —  | —   | 81.6 | —    | ns   |
|                        | $t_L^{(2)}$                      |  | —   | 79.8 | —    | ns   |
| $t_V(WS)^{(2)}$        | WS valid time                    | Master mode  | —   | 4.8  | —    | ns   |
| $t_{H(WS)}^{(2)}$      | WS hold time                     | Master mode  | —   | 4.6  | —    | ns   |
| $t_{SU(WS)}^{(1)}$     | WS setup time                    | Slave mode   | 0   | —    | —    | ns   |
| $t_{H(WS)}^{(1)}$      | WS hold time                     | Slave mode   | 3   | —    | —    | ns   |
| $Ducy_{(SCK)}^{(1)}$   | I2S slave input clock duty cycle | Slave mode   | —   | 50   | —    | %    |
| $t_{SU(SD\_MR)}^{(1)}$ | Data input setup time            | Master mode  | 0   | —    | —    | ns   |
| $t_{SU(SD\_SR)}^{(1)}$ | Data input setup time            | Slave mode   | 0   | —    | —    | ns   |
| $t_{H(SD\_MR)}^{(1)}$  | Data input hold time             | Master receiver  | 1   | —    | —    | ns   |
|                        |                                  | Slave receiver   | 3   | —    | —    | ns   |
| $t_V(SD\_ST)^{(2)}$    | Data output valid time           | Slave transmitter<br>(after enable edge)                 | —   | —    | 9.6  | ns   |
| $t_h(SD\_ST)^{(2)}$    | Data output hold time            | Slave transmitter<br>(after enable edge)                 | 3.1 | —    | —    | ns   |
| $t_V(SD\_MT)^{(2)}$    | Data output valid time           | Master transmitter<br>(after enable edge)                | —   | —    | 7.4  | ns   |
| $t_h(SD\_MT)^{(2)}$    | Data output hold time            | Master transmitter<br>(after enable edge)                | 2.2 | —    | —    | ns   |

(1) Value guaranteed by design, not 100% tested in production.

(2) Value guaranteed by characterization, not 100% tested in production.

**Figure 4-9. I2S timing diagram - master mode**

**Figure 4-10. I2S timing diagram - slave mode**


## 4.19. USART characteristics

**Table 4-43. USART/LPUART characteristics in Synchronous mode<sup>(1)</sup>**

| Symbol | Parameter           | Conditions       | Min | Typ | Max | Unit |
|--------|---------------------|------------------|-----|-----|-----|------|
| fSCK   | SCK clock frequency | Fpclkx = 100 MHz | —   | —   | 50  | MHz  |

| Symbol  | Parameter           | Conditions       | Min  | Typ  | Max | Unit |
|---------|---------------------|------------------|------|------|-----|------|
| tsck(H) | SCK clock high time | Fplckx = 100 MHz | 4.75 | 5.00 | —   | ns   |
| tsck(L) | SCK clock low time  | Fplckx = 100 MHz | 4.75 | 5.00 | —   | ns   |

(1) Value guaranteed by design, not 100% tested in production.

**Table 4-44. USART/LPUART characteristics in Smartcard mode<sup>(1)</sup>**

| Symbol           | Parameter           | Conditions       | Min  | Typ  | Max | Unit |
|------------------|---------------------|------------------|------|------|-----|------|
| f <sub>SCK</sub> | SCK clock frequency | Fplckx = 100 MHz | —    | —    | 50  | MHz  |
| tsck(H)          | SCK clock high time | Fplckx = 100 MHz | 4.75 | 5.00 | —   | ns   |
| tsck(L)          | SCK clock low time  | Fplckx = 100 MHz | 4.75 | 5.00 | —   | ns   |

(1) Value guaranteed by design, not 100% tested in production.

## 4.20. SDIO characteristics

**Table 4-45. SDIO characteristics<sup>(1)(2)</sup>**

| Symbol  | Parameter                             | Conditions               | Min  | Typ | Max  | Unit |
|---|---------------------------------------|--------------------------|------|-----|------|------|
| f <sub>PP</sub> <sup>(3)</sup>                          | Clock frequency in data transfer mode | —                        | 0    | —   | 48   | MHz  |
| t <sub>W(CKL)</sub> <sup>(3)</sup>                      | Clock low time                        | f <sub>pp</sub> = 48 MHz | 10.5 | 11  | —    | ns   |
| t <sub>W(CKH)</sub> <sup>(3)</sup>                      | Clock high time                       | f <sub>pp</sub> = 48 MHz | 9.5  | 10  | —    | ns   |
| CMD, D inputs (referenced to CK) in MMC and SD HS mode  |                                       |                          |      |     |      |      |
| t <sub>ISU</sub> <sup>(4)</sup>                         | Input setup time HS                   | f <sub>pp</sub> = 48 MHz | 4    | —   | —    | ns   |
| t <sub>IH</sub> <sup>(4)</sup>                          | Input hold time HS                    | f <sub>pp</sub> = 48 MHz | 3    | —   | —    | ns   |
| CMD, D outputs (referenced to CK) in MMC and SD HS mode |                                       |                          |      |     |      |      |
| t <sub>OV</sub> <sup>(3)</sup>                          | Output valid time HS                  | f <sub>pp</sub> = 48 MHz | —    | —   | 13.8 | ns   |
| t <sub>OH</sub> <sup>(3)</sup>                          | Output hold time HS                   | f <sub>pp</sub> = 48 MHz | 12   | —   | —    | ns   |
| CMD, D inputs (referenced to CK) in SD default mode     |                                       |                          |      |     |      |      |
| t <sub>ISUD</sub> <sup>(4)</sup>                        | Input setup time SD                   | f <sub>pp</sub> = 24 MHz | 3    | —   | —    | ns   |
| t <sub>IHD</sub> <sup>(4)</sup>                         | Input hold time SD                    | f <sub>pp</sub> = 24 MHz | 3    | —   | —    | ns   |
| CMD, D outputs (referenced to CK) in SD default mode    |                                       |                          |      |     |      |      |
| t <sub>OVD</sub> <sup>(3)</sup>                         | Output valid default time SD          | f <sub>pp</sub> = 24 MHz | —    | 2.4 | 2.8  | ns   |
| t <sub>OHD</sub> <sup>(3)</sup>                         | Output hold default time SD           | f <sub>pp</sub> = 24 MHz | 0.8  | —   | —    | ns   |

(1) CLK timing is measured at 50% of V<sub>DD</sub>.

(2) Capacitive load C<sub>L</sub> = 30 pF.

(3) Value guaranteed by characterization, not 100% tested in production.

(4) Value guaranteed by design, not 100% tested in production.

## 4.21. CAN characteristics

Refer to [Table 4-26. Output voltage characteristics for all I/Os except PC13, PC14, PC15<sup>\(1\)\(2\)</sup>](#) for more details on the input/output alternate function characteristics (CANTX and CANRX).

## 4.22. USBFS characteristics

**Table 4-46. USBFS start up time<sup>(1)</sup>**

| Symbol               | Parameter          | Max | Unit |
|----------------------|--------------------|-----|------|
| t <sub>STARTUP</sub> | USBFS startup time | 1   | μs   |

(1) Value guaranteed by design, not 100% tested in production.

**Table 4-47. USBFS DC electrical characteristics<sup>(1)</sup>**

| Symbol          | Parameter  | Conditions                        | Min  | Typ    | Max    | Unit |
|-----------------|--|-----------------------------------|--|--------|--------|------|
| Input levels    | V <sub>DD</sub>                                    | USBFS operating voltage           | —  | 3      | —      | 3.6  |
|                 | V <sub>DI</sub>                                    | Differential input sensitivity    | —  | 0.2    | —      | —    |
|                 | V <sub>CM</sub>                                    | Differential common mode range    | Includes V <sub>DI</sub> range             | 0.8    | —      | 2.5  |
|                 | V <sub>SE</sub>                                    | Single ended receiver threshold   | —  | 1.3    | —      | 2.0  |
| Output levels   | V <sub>OL</sub>                                    | Static output level low           | R <sub>L</sub> of 1.0 kΩ to 3.6 V          | —      | 0.06   | 0.3  |
|                 | V <sub>OH</sub>                                    | Static output level high          | R <sub>L</sub> of 15 kΩ to V <sub>SS</sub> | 2.8    | 3.3    | 3.6  |
| R <sub>PD</sub> | PA11, PA12(USBFS_DM/DP)<br>PB14, PB15(USBHS_DM/DP) | V <sub>IN</sub> = V <sub>DD</sub> | 17.839                                     | 21.097 | 24.241 | kΩ   |
|                 | PA9(USBFS_VBUS)<br>PB13(USBHS_VBUS)                |                                   | 0.787                                      | 0.918  | 1.052  |      |
|                 | PA11, PA12(USBFS_DM/DP)<br>PB14, PB15(USBHS_DM/DP) | V <sub>IN</sub> = V <sub>SS</sub> | 1.37                                       | 1.598  | 1.819  |      |
|                 | PA9(USBFS_VBUS)<br>PB13(USBHS_VBUS)                |                                   | 0.298                                      | 0.353  | 0.416  |      |


(1) Value guaranteed by design, not 100% tested in production.

**Table 4-48. USBFS full speed-electrical characteristics<sup>(1)</sup>**

| Symbol           | Parameter                       | Conditions                      | Min | Typ | Max | Unit |
|------------------|---------------------------------|---------------------------------|-----|-----|-----|------|
| t <sub>R</sub>   | Rise time                       | C <sub>L</sub> = 50 pF          | 4   | —   | 20  | ns   |
| t <sub>F</sub>   | Fall time                       | C <sub>L</sub> = 50 pF          | 4   | —   | 20  | ns   |
| t <sub>RFM</sub> | Rise/ fall time matching        | t <sub>R</sub> / t <sub>F</sub> | 90  | —   | 110 | %    |
| V <sub>CRS</sub> | Output signal crossover voltage | —                               | 1.3 | —   | 2.0 | V    |

(1) Value guaranteed by design, not 100% tested in production.

**Figure 4-11. USBFS timings: definition of data signal rise and fall time**



## 4.23. USBHS characteristics

**Table 4-49. USBHS clock timing parameters<sup>(1)</sup>**

| Symbol            | Parameter   | Min    | Typ | Max    | Unit |
|-------------------|---|--------|-----|--------|------|
| $V_{DD}$          | USBHS operating voltage   | 3.0    | —   | 3.63   | V    |
| $f_{HCLK}$        | $f_{HCLK}$ value to guarantee proper operation of USBHS interface | 30     | —   | —      | MHz  |
| $F_{START\_8BIT}$ | Frequency (first transition) 8-bit $\pm 10\%$                     | 54     | 60  | 66     | MHz  |
| $F_{STEADY}$      | Frequency (steady state) $\pm 500$ ppm                            | 59.97  | 60  | 60.63  | MHz  |
| $D_{START\_8BIT}$ | Duty cycle (first transition) 8-bit $\pm 10\%$                    | 40     | 50  | 60     | %    |
| $D_{STEADY}$      | Duty cycle (steady state) $\pm 500$ ppm                           | 49.975 | 50  | 50.025 | %    |


(1) Value guaranteed by design, not 100% tested in production.

**Table 4-50. USB-ULPI Dynamic characteristics<sup>(1)</sup>**

| Symbol   | Parameter                                  | Min | Typ | Max | Unit |
|----------|--|-----|-----|-----|------|
| $t_{SC}$ | Control in (ULPI_DIR, ULPI_NXT) setup time | —   | —   | 2   | ns   |
| $t_{HC}$ | Control in (ULPI_DIR, ULPI_NXT) hold time  | 0.5 | —   | —   | ns   |
| $t_{SD}$ | Data in setup time                         | —   | —   | 2   | ns   |
| $t_{HD}$ | Data in hold time                          | 0   | —   | —   | ns   |

(1) Value guaranteed by design, not 100% tested in production.

**Figure 4-12. USBFS timings: definition of data signal rise and fall time**



## 4.24. Ethernet (ENET) characteristics

**Table 4-51. Dynamics characteristics: Ethernet MAC signals for SMI<sup>(1)</sup>**

| Symbol          | Parameter                   | Min           | Typ           | Max           | Unit |
|-----------------|-----------------------------|---------------|---------------|---------------|------|
| $t_{MDC}$       | MDC cycle time(2.38 MHz)    | 411           | 420           | 425           | ns   |
| $T_D(MDIO)$     | Write data valid delay time | 1/4 $t_{mdc}$ | 1/4 $t_{mdc}$ | 1/4 $t_{mdc}$ |      |
| $t_{SU}(MDIO)$  | Read data setup time        | 12            | —             | —             |      |
| $t_{H}(SD\_MR)$ | Read data hold time         | 0             | —             | —             |      |

(1) Value guaranteed by design, not 100% tested in production.

## 4.25. EXMC characteristics

**Table 4-52. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings<sup>(1)(2)(3)(4)</sup>**

| Symbol              | Parameter                               | Min  | Max  | Unit |
|---------------------|---|------|------|------|
| $t_{w(NE)}$         | EXMC_NE low time                        | 34.7 | 36.7 | ns   |
| $t_{v(NO_E\_NE)}$   | EXMC_NEx low to EXMC_NOE low            | 0    | —    | ns   |
| $t_{w(NO_E)}$       | EXMC_NOE low time                       | 34.7 | 36.7 | ns   |
| $t_{h(NE\_NOE)}$    | EXMC_NOE high to EXMC_NE high hold time | 0    | —    | ns   |
| $t_{v(A\_NE)}$      | EXMC_NEx low to EXMC_A valid            | 0    | —    | ns   |
| $t_{v(BL\_NE)}$     | EXMC_NEx low to EXMC_BL valid           | 0    | —    | ns   |
| $t_{su(DATA\_NE)}$  | Data to EXMC_NEx high setup time        | 34.7 | —    | ns   |
| $t_{su(DATA\_NOE)}$ | Data to EXMC_NOEx high setup time       | 34.7 | —    | ns   |
| $t_{h(DATA\_NOE)}$  | Data hold time after EXMC_NOE high      | 0    | —    | ns   |
| $t_{h(DATA\_NE)}$   | Data hold time after EXMC_NEx high      | 0    | —    | ns   |
| $t_{v(NADV\_NE)}$   | EXMC_NEx low to EXMC_NADV low           | 0    | —    | ns   |
| $t_{w(NADV)}$       | EXMC_NADV low time                      | 5.0  | 7.0  | ns   |

(1)  $C_L = 30 \text{ pF}$ .

(2) Value guaranteed by design, not 100% tested in production.

(3) Based on configure:  $f_{HCLK} = 200 \text{ MHz}$ , AddressSetupTime = 2, AddressHoldTime = 3, DataSetupTime = 4.

(4) In NOR non-multiplexed mode B, when AHB asynchronous split read and write memory (32-bit to 16-bit, 32-bit to 8-bit, 16-bit to 8-bit), the maximum rate is only supported up to 30 MHz.

**Table 4-53. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings<sup>(1)(2)(3)</sup>**

| Symbol              | Parameter   | Min  | Max  | Unit |
|---------------------|---|------|------|------|
| $t_{w(NE)}$         | EXMC_NE low time                                      | 40.7 | 42.7 | ns   |
| $t_{v(NWE\_NE)}$    | EXMC_NEx low to EXMC_NWE low                          | 5.0  | —    | ns   |
| $t_{w(NWE)}$        | EXMC_NWE low time                                     | 5.0  | 7.0  | ns   |
| $t_{h(NE\_NWE)}$    | EXMC_NWE high to EXMC_NE high hold time               | 5.0  | 7.0  | ns   |
| $t_{v(A\_NE)}$      | EXMC_NEx low to EXMC_A valid                          | 0    | —    | ns   |
| $t_{v(NADV\_NE)}$   | EXMC_NEx low to EXMC_NADV low                         | 0    | —    | ns   |
| $t_{w(NADV)}$       | EXMC_NADV low time                                    | 5.0  | 7.0  | ns   |
| $t_{h(AD\_NADV)}$   | EXMC_AD(address) valid hold time after EXMC_NADV high | 34.7 | —    | ns   |
| $t_{h(A\_NWE)}$     | Address hold time after EXMC_NWE high                 | 5.0  | —    | ns   |
| $t_{h(BL\_NWE)}$    | EXMC_BL hold time after EXMC_NWE high                 | 5.0  | —    | ns   |
| $t_{v(BL\_NE)}$     | EXMC_NEx low to EXMC_BL valid                         | 0    | —    | ns   |
| $t_{v(DATA\_NADV)}$ | EXMC_NADV high to DATA valid                          | 0    | —    | ns   |
| $t_{h(DATA\_NWE)}$  | Data hold time after EXMC_NWE high                    | 5.0  | —    | ns   |

(1)  $C_L = 30 \text{ pF}$ .

(2) Value guaranteed by design, not 100% tested in production.

(3) Based on configure:  $f_{HCLK} = 200 \text{ MHz}$ , AddressSetupTime = 2, AddressHoldTime = 3, DataSetupTime = 4.

**Table 4-54. Asynchronous multiplexed PSRAM/NOR read timings<sup>(1)(2)(3)</sup>**

| Symbol      | Parameter        | Min  | Max  | Unit |
|-------------|------------------|------|------|------|
| $t_{w(NE)}$ | EXMC_NE low time | 44.2 | 45.8 | ns   |

| <b>Symbol</b>       | <b>Parameter</b>                                      | <b>Min</b> | <b>Max</b> | <b>Unit</b> |
|---------------------|---|------------|------------|-------------|
| $t_{V(NOE\_NE)}$    | EXMC_NEx low to EXMC_NOE low                          | 25.0       | —          | ns          |
| $t_w(NOE)$          | EXMC_NOE low time                                     | 19.2       | 20.0       | ns          |
| $t_h(NE\_NOE)$      | EXMC_NOE high to EXMC_NE high hold time               | 0          | —          | ns          |
| $t_{V(A\_NE)}$      | EXMC_NEx low to EXMC_A valid                          | 0          | —          | ns          |
| $t_{V(A\_NOE)}$     | Address hold time after EXMC_NOE high                 | 0          | —          | ns          |
| $t_{V(BL\_NE)}$     | EXMC_NEx low to EXMC_BL valid                         | 0          | —          | ns          |
| $t_h(BL\_NOE)$      | EXMC_BL hold time after EXMC_NOE high                 | 0          | —          | ns          |
| $t_{su}(DATA\_NE)$  | Data to EXMC_NEx high setup time                      | 19.2       | —          | ns          |
| $t_{su}(DATA\_NOE)$ | Data to EXMC_NOEx high setup time                     | 19.2       | —          | ns          |
| $t_h(DATA\_NOE)$    | Data hold time after EXMC_NOE high                    | 0          | —          | ns          |
| $t_h(DATA\_NE)$     | Data hold time after EXMC_NEx high                    | 0          | —          | ns          |
| $t_{V(NADV\_NE)}$   | EXMC_NEx low to EXMC_NADV low                         | 0          | —          | ns          |
| $t_w(NADV)$         | EXMC_NADV low time                                    | 4.2        | 5.8        | ns          |
| $t_h(AD\_NADV)$     | EXMC_AD(address) valid hold time after EXMC_NADV high | 4.2        | 5.8        | ns          |

(1)  $C_L = 30 \text{ pF}$ .

(2) Value guaranteed by design, not 100% tested in production.

(3) Based on configure:  $f_{HCLK} = 200 \text{ MHz}$ , AddressSetupTime = 2, AddressHoldTime = 3, DataSetupTime = 4.

**Table 4-55. Asynchronous multiplexed PSRAM/NOR write timings<sup>(1)(2)(3)</sup>**

| <b>Symbol</b>       | <b>Parameter</b>                                      | <b>Min</b> | <b>Max</b> | <b>Unit</b> |
|---------------------|---|------------|------------|-------------|
| $t_w(NE)$           | EXMC_NE low time                                      | 49.2       | 50.0       | ns          |
| $t_{V(NWE\_NE)}$    | EXMC_NEx low to EXMC_NWE low                          | 9.2        | —          | ns          |
| $t_w(NWE)$          | EXMC_NWE low time                                     | 34.2       | —          | ns          |
| $t_h(NE\_NWE)$      | EXMC_NWE high to EXMC_NE high hold time               | 4.2        | —          | ns          |
| $t_{V(A\_NE)}$      | EXMC_NEx low to EXMC_A valid                          | 0          | —          | ns          |
| $t_{V(NADV\_NE)}$   | EXMC_NEx low to EXMC_NADV low                         | 0          | —          | ns          |
| $t_w(NADV)$         | EXMC_NADV low time                                    | 9.2        | —          | ns          |
| $t_h(AD\_NADV)$     | EXMC_AD(address) valid hold time after EXMC_NADV high | 14.2       | —          | ns          |
| $t_h(A\_NWE)$       | Address hold time after EXMC_NWE high                 | 9.2        | —          | ns          |
| $t_h(BL\_NWE)$      | EXMC_BL hold time after EXMC_NWE high                 | 9.2        | —          | ns          |
| $t_{V(BL\_NE)}$     | EXMC_NEx low to EXMC_BL valid                         | 0          | —          | ns          |
| $t_{V(DATA\_NADV)}$ | EXMC_NADV high to DATA valid                          | 0          | —          | ns          |
| $t_h(DATA\_NWE)$    | Data hold time after EXMC_NWE high                    | 4.2        | —          | ns          |

(1)  $C_L = 30 \text{ pF}$ .

(2) Value guaranteed by design, not 100% tested in production.

(3) Based on configure:  $f_{HCLK} = 200 \text{ MHz}$ , AddressSetupTime = 2, AddressHoldTime = 3, DataSetupTime = 4.

**Table 4-56. Synchronous multiplexed PSRAM/NOR read timings<sup>(1)(2)(3)</sup>**

| <b>Symbol</b>    | <b>Parameter</b>               | <b>Min</b> | <b>Max</b> | <b>Unit</b> |
|------------------|--------------------------------|------------|------------|-------------|
| $t_w(CLK)$       | EXMC_CLK period                | 20.0       | —          | ns          |
| $t_d(CLKL-NExL)$ | EXMC_CLK low to EXMC_NEx low   | 0          | —          | ns          |
| $t_d(CLKH-NExH)$ | EXMC_CLK high to EXMC_NEx high | 9.2        | —          | ns          |

|                     |                                  |     |   |    |
|---------------------|----------------------------------|-----|---|----|
| $t_{d(CLKL-NADVL)}$ | EXMC_CLK low to EXMC_NADV low    | 0   | — | ns |
| $t_{d(CLKL-NADVH)}$ | EXMC_CLK low to EXMC_NADV high   | 0   | — | ns |
| $t_{d(CLKL-AV)}$    | EXMC_CLK low to EXMC_Ax valid    | 0   | — | ns |
| $t_{d(CLKH-AIV)}$   | EXMC_CLK high to EXMC_Ax invalid | 9.2 | — | ns |
| $t_{d(CLKL-NOEL)}$  | EXMC_CLK low to EXMC_NOE low     | 0   | — | ns |
| $t_{d(CLKH-NOEH)}$  | EXMC_CLK high to EXMC_NOE high   | 9.2 | — | ns |
| $t_{d(CLKL-ADV)}$   | EXMC_CLK low to EXMC_AD valid    | 0   | — | ns |
| $t_{d(CLKL-ADIV)}$  | EXMC_CLK low to EXMC_AD invalid  | 0   | — | ns |

(1)  $C_L = 30 \text{ pF}$ .

(2) Value guaranteed by design, not 100% tested in production.

(3) Based on configure:  $f_{HCLK} = 200 \text{ MHz}$ , BurstAccessMode = Enable; Memory Type = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC\_CLK is 4 divided by HCLK); Data Latency = 1.

**Table 4-57. Synchronous multiplexed PSRAM write timings<sup>(1)(2)(3)</sup>**

| Symbol              | Parameter                              | Min  | Max | Unit |
|---------------------|--|------|-----|------|
| $t_w(CLK)$          | EXMC_CLK period                        | 20.0 | —   | ns   |
| $t_{d(CLKL-NExL)}$  | EXMC_CLK low to EXMC_NEx low           | 0    | —   | ns   |
| $t_{d(CLKH-NExH)}$  | EXMC_CLK high to EXMC_NEx high         | 9.2  | —   | ns   |
| $t_{d(CLKL-NADVL)}$ | EXMC_CLK low to EXMC_NADV low          | 0    | —   | ns   |
| $t_{d(CLKL-NADVH)}$ | EXMC_CLK low to EXMC_NADV high         | 0    | —   | ns   |
| $t_{d(CLKL-AV)}$    | EXMC_CLK low to EXMC_Ax valid          | 0    | —   | ns   |
| $t_{d(CLKH-AIV)}$   | EXMC_CLK high to EXMC_Ax invalid       | 9.2  | —   | ns   |
| $t_{d(CLKL-NWEL)}$  | EXMC_CLK low to EXMC_NWE low           | 0    | —   | ns   |
| $t_{d(CLKH-NWEH)}$  | EXMC_CLK high to EXMC_NWE high         | 9.2  | —   | ns   |
| $t_{d(CLKL-ADIV)}$  | EXMC_CLK low to EXMC_AD invalid        | 0    | —   | ns   |
| $t_{d(CLKL-DATA)}$  | EXMC_A/D valid data after EXMC_CLK low | 0    | —   | ns   |
| $t_h(CLKL-NBLH)$    | EXMC_CLK low to EXMC_NBL high          | 0    | —   | ns   |

(1)  $C_L = 30 \text{ pF}$ .

(2) Value guaranteed by design, not 100% tested in production.

(3) Based on configure:  $f_{HCLK} = 200 \text{ MHz}$ , BurstAccessMode = Enable; Memory Type = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC\_CLK is 4 divided by HCLK); Data Latency = 1.

**Table 4-58. Synchronous non-multiplexed PSRAM/NOR read timings<sup>(1)(2)(3)</sup>**

| Symbol              | Parameter                        | Min  | Max | Unit |
|---------------------|----------------------------------|------|-----|------|
| $t_w(CLK)$          | EXMC_CLK period                  | 20.0 | —   | ns   |
| $t_{d(CLKL-NExL)}$  | EXMC_CLK low to EXMC_NEx low     | 0    | —   | ns   |
| $t_{d(CLKH-NExH)}$  | EXMC_CLK high to EXMC_NEx high   | 9.2  | —   | ns   |
| $t_{d(CLKL-NADVL)}$ | EXMC_CLK low to EXMC_NADV low    | 0    | —   | ns   |
| $t_{d(CLKL-NADVH)}$ | EXMC_CLK low to EXMC_NADV high   | 0    | —   | ns   |
| $t_{d(CLKL-AV)}$    | EXMC_CLK low to EXMC_Ax valid    | 0    | —   | ns   |
| $t_{d(CLKH-AIV)}$   | EXMC_CLK high to EXMC_Ax invalid | 9.2  | —   | ns   |
| $t_{d(CLKL-NOEL)}$  | EXMC_CLK low to EXMC_NOE low     | 0    | —   | ns   |
| $t_{d(CLKH-NOEH)}$  | EXMC_CLK high to EXMC_NOE high   | 9.2  | —   | ns   |

(1)  $C_L = 30 \text{ pF}$ .

(2) Value guaranteed by design, not 100% tested in production.

(3) Based on configure:  $f_{HCLK} = 200 \text{ MHz}$ , BurstAccessMode = Enable; Memory Type = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC\_CLK is 4 divided by HCLK); Data Latency = 1.

**Table 4-59. Synchronous non-multiplexed PSRAM write timings<sup>(1)(2)(3)</sup>**

| Symbol            | Parameter                              | Min  | Max | Unit |
|-------------------|--|------|-----|------|
| $t_{w(CLK)}$      | EXMC_CLK period                        | 20.0 | —   | ns   |
| $t_d(CLKL-NExL)$  | EXMC_CLK low to EXMC_NEx low           | 0    | —   | ns   |
| $t_d(CLKH-NExH)$  | EXMC_CLK high to EXMC_NEx high         | 9.2  | —   | ns   |
| $t_d(CLKL-NADVl)$ | EXMC_CLK low to EXMC_NADV low          | 0    | —   | ns   |
| $t_d(CLKL-NADVh)$ | EXMC_CLK low to EXMC_NADV high         | 0    | —   | ns   |
| $t_d(CLKL-AV)$    | EXMC_CLK low to EXMC_Ax valid          | 0    | —   | ns   |
| $t_d(CLKH-AIV)$   | EXMC_CLK high to EXMC_Ax invalid       | 9.2  | —   | ns   |
| $t_d(CLKL-NWEL)$  | EXMC_CLK low to EXMC_NWE low           | 0    | —   | ns   |
| $t_d(CLKH-NWEH)$  | EXMC_CLK high to EXMC_NWE high         | 9.2  | —   | ns   |
| $t_d(CLKL-DATA)$  | EXMC_A/D valid data after EXMC_CLK low | 0    | —   | ns   |
| $t_h(CLKL-NBLH)$  | EXMC_CLK low to EXMC_NBL high          | 0    | —   | ns   |

(1)  $C_L = 30 \text{ pF}$ .

(2) Value guaranteed by design, not 100% tested in production.

(3) Based on configure: $f_{HCLK} = 200 \text{ MHz}$ .

**Table 4-60. SDRAM read timings<sup>(1)(2)</sup>**

| Symbol                 | Parameter              | Min | Max  | Unit |
|------------------------|------------------------|-----|------|------|
| $t_w(SDCLK)$           | EXMC_SDCLK period      | 9.6 | 10.4 | ns   |
| $t_{su}(SDCLKH\_Data)$ | Data input setup time  | 2.9 | —    |      |
| $t_h(SDCLKH\_Data)$    | Data input hold time   | 0   | —    |      |
| $t_d(SDCLKL\_Add)$     | Address valid time     | —   | 2.1  |      |
| $t_d(SDCLKL\_SDNE)$    | Chip select valid time | —   | 2.1  |      |
| $t_h(SDCLKL\_SDNE)$    | Chip select hold time  | 0   | —    |      |
| $t_d(SDCLKL\_NRAS)$    | NRAS valid time        | —   | 1.7  |      |
| $t_h(SDCLKL\_NRAS)$    | NRAS hold time         | 0   | —    |      |
| $t_d(SDCLKL\_NCAS)$    | NCAS valid time        | —   | 1.7  |      |
| $t_h(SDCLKL\_NCAS)$    | NCAS hold time         | 0   | —    |      |

(1) Based on configure: $f_{HCLK} = 200 \text{ MHz}$ .

(2) Value guaranteed by design, not 100% tested in production.

## 4.26. TIMER characteristics

**Table 4-61. TIMER characteristics<sup>(1)</sup>**

| Symbol    | Parameter                      | Conditions                        | Min | Max | Unit            |
|-----------|--------------------------------|-----------------------------------|-----|-----|-----------------|
| $t_{RES}$ | Timer resolution time          | —                                 | 1   | —   | $t_{TIMERxCLK}$ |
|           |                                | $f_{TIMERxCLK} = 200 \text{ MHz}$ | 5   | —   | ns              |
| $f_{EXT}$ | Timer external clock frequency | —                                 | 0   | 100 | MHz             |
|           |                                | $f_{TIMERxCLK} = 200 \text{ MHz}$ | 0   | 100 | MHz             |
| RES       | Timer resolution               | $TIMERx$<br>(except               | —   | 16  | bit             |

| <b>Symbol</b>    | <b>Parameter</b>  | <b>Conditions</b>                 | <b>Min</b> | <b>Max</b>           | <b>Unit</b>     |
|------------------|---|-----------------------------------|------------|----------------------|-----------------|
|                  |   | TIMER1 & TIMER4)                  |            |                      |                 |
|                  |   | TIMER1 & TIMER4                   | —          | 32                   |                 |
| $t_{COUNTER}$    | 16-bit counter clock period when internal clock is selected | —                                 | 1          | 65536                | $t_{TIMERxCLK}$ |
|                  |   | $f_{TIMERxCLK} = 200 \text{ MHz}$ | 0.005      | 327.68               | $\mu\text{s}$   |
| $t_{MAX\_COUNT}$ | Maximum possible count                                      | —                                 | —          | $65536 \times 65536$ | $t_{TIMERxCLK}$ |
|                  |   | $f_{TIMERxCLK} = 200 \text{ MHz}$ | —          | 21.4                 | s               |

(1) Value guaranteed by design, not 100% tested in production.

## 4.27. DCI characteristics

**Table 4-62. DCI characteristics<sup>(1)</sup>**

| <b>Symbol</b>   | <b>Parameter</b>             | <b>Min</b> | <b>Max</b> | <b>Unit</b> |
|-----------------|------------------------------|------------|------------|-------------|
| Frequency ratio | $DCI\_PIXCLK / f_{HCLK}$     | —          | 0.4        | %           |
| $DCI\_PIXCLK$   | Pixel clock input            | —          | 80         | MHz         |
| DPixel          | Pixel clock input duty cycle | 30         | 70         | %           |
| $t_{su}(DATA)$  | Data input setup time        | 2.5        | —          | ns          |
| $t_h(DATA)$     | Data input hold time         | 1          | —          | ns          |
| $t_{su}(HSYNC)$ | $DCI\_HS$ input setup time   | 2          | —          | ns          |
| $t_{su}(VSYNC)$ | $DCI\_VS$ input setup time   | 2          | —          | ns          |
| $t_h(HSYNC)$    | $DCI\_HS$ input hold time    | 0.5        | —          | ns          |
| $t_h(VSYNC)$    | $DCI\_VS$ input hold time    | 0.5        | —          | ns          |

(1) Value guaranteed by design, not 100% tested in production.

## 4.28. WDGT characteristics

**Table 4-63. FWDGT min/max timeout period at 32 kHz (IRC32K)<sup>(1)</sup>**

| Prescaler divider | PR[2:0] bits | Min timeout RLD[11:0] = 0x000 | Max timeout RLD[11:0] = 0xFFFF | Unit |
|-------------------|--------------|-------------------------------|--------------------------------|------|
| 1/4               | 0000         | 0.125                         | 511.9                          | ms   |
| 1/8               | 0001         | 0.25                          | 1023.8                         |      |
| 1/16              | 0010         | 0.5                           | 2047.5                         |      |
| 1/32              | 0011         | 1.0                           | 4095.0                         |      |
| 1/64              | 0100         | 2.0                           | 8190.0                         |      |
| 1/128             | 0101         | 4.0                           | 16380.0                        |      |
| 1/256             | 0110         | 8.0                           | 32760.0                        |      |
| 1/512             | 0111         | 16                            | 65520.0                        |      |
| 1/1024            | 1000         | 32                            | 131040.0                       |      |
| 1/2048            | 1001         | 64                            | 262080.0                       |      |
| 1/4096            | 1010         | 128                           | 524160.0                       |      |
| 1/8192            | 1011         | 256                           | 1048320.0                      |      |
| 1/16384           | 1100         | 512                           | 2096640.0                      |      |
| 1/32768           | >=1101       | 1024                          | 4193280.0                      |      |

(1) Value guaranteed by design, not 100% tested in production.

**Table 4-64. WWDGT min-max timeout value at 50 MHz (f<sub>PCLK1</sub>)<sup>(1)</sup>**


| Prescaler divider | PSC[4:0] | Min timeout value CNT[6:0] = 0x40 | Unit | Max timeout value CNT[6:0] = 0x7F | Unit |
|-------------------|----------|-----------------------------------|------|-----------------------------------|------|
| 1/1               | 00000    | 0.082                             | ms   | 5.243                             | ms   |
| 1/2               | 00001    | 0.164                             |      | 10.486                            |      |
| 1/4               | 00010    | 0.328                             |      | 20.972                            |      |
| 1/8               | 00011    | 0.655                             |      | 41.943                            |      |
| 1/16              | 00100    | 1.311                             |      | 83.886                            |      |
| 1/32              | 00101    | 2.621                             |      | 167.772                           |      |
| 1/64              | 00110    | 5.243                             |      | 335.544                           |      |
| 1/128             | 00111    | 10.486                            |      | 671.089                           |      |
| 1/256             | 01000    | 20.972                            |      | 1342.177                          |      |
| 1/512             | 01001    | 41.943                            |      | 2684.355                          |      |
| 1/1024            | 01010    | 83.886                            |      | 5368.709                          |      |
| 1/2048            | 01011    | 167.772                           |      | 10737.418                         |      |
| 1/4096            | 01100    | 335.544                           |      | 21474.836                         |      |
| 1/8192            | 01101    | 671.089                           |      | 42949.673                         |      |
| 1/16384           | 01110    | 1342.177                          |      | 85899.346                         |      |
| 1/32768           | 01111    | 2684.355                          |      | 171798.692                        |      |
| 1/65536           | 10000    | 5368.709                          |      | 343597.384                        |      |
| 1/131072          | 10001    | 10737.418                         |      | 687194.767                        |      |
| 1/262144          | 10010    | 21474.836                         |      | 1374389.535                       |      |

(1) Value guaranteed by design, not 100% tested in production.

## 5. Package information

### 5.1. LQFP176 package outline dimensions

**Figure 5-1. LQFP176 package outline**




**Table 5-1. LQFP176 package dimensions**

| Symbol | Min   | Typ   | Max   |
|--------|-------|-------|-------|
| A      | —     | —     | 1.60  |
| A1     | 0.05  | —     | 0.15  |
| A2     | 1.35  | 1.40  | 1.45  |
| A3     | 0.59  | 0.64  | 0.69  |
| b      | 0.17  | —     | 0.27  |
| b1     | 0.17  | —     | 0.23  |
| c      | 0.127 | —     | 0.18  |
| c1     | 0.119 | 0.127 | 0.135 |
| D      | 25.90 | 26.00 | 26.10 |
| D1     | 23.90 | 24.00 | 24.10 |
| E      | 25.90 | 26.00 | 26.10 |
| E1     | 23.90 | 24.00 | 24.10 |

| <b>Symbol</b> | <b>Min</b> | <b>Typ</b> | <b>Max</b> |
|---------------|------------|------------|------------|
| e             | 0.45       | 0.50       | 0.55       |
| L             | 0.45       | 0.60       | 0.75       |
| L1            | —          | 1.00       | —          |
| L2            | —          | 0.25       | —          |
| R1            | 0.08       | —          | —          |
| R2            | 0.08       | —          | 0.20       |
| S             | 0.20       | —          | —          |
| θ             | 0°         | 3.5°       | 7°         |
| θ1            | 0°         | —          | —          |

(Original dimensions are in millimeters)


**Figure 5-2. LQFP176 recommended footprint**



(Original dimensions are in millimeters)

## 5.2. BGA176 package outline dimensions

**Figure 5-3. BGA176 package outline**




**Table 5-2. BGA176 package dimensions**

| Symbol | Min  | Typ   | Max   |
|--------|------|-------|-------|
| A      | —    | —     | 0.89  |
| A1     | 0.13 | 0.18  | 0.23  |
| A2     | 0.58 | 0.63  | 0.68  |
| A3     | —    | 0.45  | —     |
| b      | 0.20 | 0.25  | 0.30  |
| c      | 0.15 | 0.18  | 0.21  |
| D      | 9.90 | 10.00 | 10.10 |
| D1     | —    | 9.10  | —     |
| E      | 9.90 | 10.00 | 10.10 |
| E1     | —    | 9.10  | —     |
| e      | —    | 0.65  | —     |
| L      | —    | 0.325 | —     |
| aaa    | —    | 0.10  | —     |
| ccc    | —    | 0.20  | —     |
| ddd    | —    | 0.08  | —     |
| eee    | —    | 0.15  | —     |
| fff    | —    | 0.08  | —     |

(Original dimensions are in millimeters)


Figure 5-4. BGA176 recommended footprint



(Original dimensions are in millimeters)

### 5.3. LQFP144 package outline dimensions


**Figure 5-5. LQFP144 package outline**



**Table 5-3. LQFP144 package dimensions**

| Symbol | Min   | Typ   | Max   |
|--------|-------|-------|-------|
| A      | —     | —     | 1.60  |
| A1     | 0.05  | —     | 0.15  |
| A2     | 1.35  | 1.40  | 1.45  |
| A3     | 0.59  | 0.64  | 0.69  |
| b      | 0.18  | —     | 0.26  |
| b1     | 0.17  | 0.20  | 0.23  |
| c      | 0.13  | —     | 0.17  |
| c1     | 0.12  | 0.13  | 0.14  |
| D      | 21.80 | 22.00 | 22.20 |
| D1     | 19.90 | 20.00 | 20.10 |
| E      | 21.80 | 22.00 | 22.20 |
| E1     | 19.90 | 20.00 | 20.10 |
| e      | —     | 0.50  | —     |
| L      | 0.45  | —     | 0.75  |
| L1     | —     | 1.00  | —     |
| θ      | 0°    | —     | 7°    |


(Original dimensions are in millimeters)

**Figure 5-6. LQFP144 recommended footprint**

(Original dimensions are in millimeters)

## 5.4. LQFP100 package outline dimensions


**Figure 5-7. LQFP100 package outline**



**Table 5-4. LQFP100 package dimensions**

| Symbol | Min   | Typ   | Max   |
|--------|-------|-------|-------|
| A      | —     | —     | 1.60  |
| A1     | 0.05  | —     | 0.15  |
| A2     | 1.35  | 1.40  | 1.45  |
| A3     | 0.59  | 0.64  | 0.69  |
| b      | 0.18  | —     | 0.26  |
| b1     | 0.17  | 0.20  | 0.23  |
| c      | 0.13  | —     | 0.17  |
| c1     | 0.12  | 0.13  | 0.14  |
| D      | 15.80 | 16.00 | 16.20 |
| D1     | 13.90 | 14.00 | 14.10 |
| E      | 15.80 | 16.00 | 16.20 |
| E1     | 13.90 | 14.00 | 14.10 |
| e      | —     | 0.50  | —     |
| eB     | 15.05 | —     | 15.35 |
| L      | 0.45  | —     | 0.75  |
| L1     | —     | 1.00  | —     |
| θ      | 0°    | —     | 7°    |


(Original dimensions are in millimeters)

**Figure 5-8. LQFP100 recommended footprint**

(Original dimensions are in millimeters)

## 5.5. LQFP64 package outline dimensions


**Figure 5-9. LQFP64 package outline**



**Table 5-5. LQFP64 package dimensions**

| Symbol | Min   | Typ   | Max   |
|--------|-------|-------|-------|
| A      | —     | —     | 1.60  |
| A1     | 0.05  | —     | 0.15  |
| A2     | 1.35  | 1.40  | 1.45  |
| A3     | 0.59  | 0.64  | 0.69  |
| b      | 0.18  | —     | 0.26  |
| b1     | 0.17  | 0.20  | 0.23  |
| c      | 0.13  | —     | 0.17  |
| c1     | 0.12  | 0.13  | 0.14  |
| D      | 11.80 | 12.00 | 12.20 |
| D1     | 9.90  | 10.00 | 10.10 |
| E      | 11.80 | 12.00 | 12.20 |
| E1     | 9.90  | 10.00 | 10.10 |
| e      | —     | 0.50  | —     |
| eB     | 11.25 | —     | 11.45 |
| L      | 0.45  | —     | 0.75  |
| L1     | —     | 1.00  | —     |
| θ      | 0°    | —     | 7°    |

(Original dimensions are in millimeters)

**Figure 5-10. LQFP64 recommended footprint**

(Original dimensions are in millimeters)

## 5.6. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter “ $\theta$ ”. For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

$\theta_{JA}$ : Thermal resistance, junction-to-ambient.

$\theta_{JB}$ : Thermal resistance, junction-to-board.

$\theta_{JC}$ : Thermal resistance, junction-to-case.

$\psi_{JB}$ : Thermal characterization parameter, junction-to-board.

$\psi_{JT}$ : Thermal characterization parameter, junction-to-top center.

$$\theta_{JA} = (T_J - T_A) / P_D \quad (5-1)$$

$$\theta_{JB} = (T_J - T_B) / P_D \quad (5-2)$$

$$\theta_{JC} = (T_J - T_C) / P_D \quad (5-3)$$

Where,  $T_J$  = Junction temperature.

$T_A$  = Ambient temperature

$T_B$  = Board temperature

$T_C$  = Case temperature which is monitoring on package surface

$P_D$  = Total power dissipation

$\theta_{JA}$  represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower  $\theta_{JA}$  can be considerate as better overall thermal performance.  $\theta_{JA}$  is generally used to estimate junction temperature.

$\theta_{JB}$  is used to measure the heat flow resistance between the chip surface and the PCB board.

$\theta_{JC}$  represents the thermal resistance between the chip surface and the package top case.  $\theta_{JC}$  is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

**Table 5-6. Package thermal characteristics<sup>(1)</sup>**

| Symbol        | Condition                    | Package | Value | Unit |
|---------------|------------------------------|---------|-------|------|
| $\theta_{JA}$ | Natural convection, 2S2P PCB | LQFP176 | 50.13 | °C/W |
|               |                              | BGA176  | 45.02 |      |
|               |                              | LQFP144 | 48.76 |      |
|               |                              | LQFP100 | 49.18 |      |
|               |                              | LQFP64  | 54.57 |      |
| $\theta_{JB}$ | Cold plate, 2S2P PCB         | LQFP176 | 38.50 | °C/W |

| <b>Symbol</b> | <b>Condition</b>             | <b>Package</b> | <b>Value</b> | <b>Unit</b> |
|---------------|------------------------------|----------------|--------------|-------------|
|               |                              | BGA176         | 26.55        |             |
|               |                              | LQFP144        | 35.00        |             |
|               |                              | LQFP100        | 22.70        |             |
|               |                              | LQFP64         | 35.08        |             |
| $\theta_{JC}$ | Cold plate, 2S2P PCB         | LQFP176        | 7.57         | °C/W        |
|               |                              | BGA176         | 9.93         |             |
|               |                              | LQFP144        | 12.03        |             |
|               |                              | LQFP100        | 12.52        |             |
|               |                              | LQFP64         | 18.11        |             |
| $\Psi_{JB}$   | Natural convection, 2S2P PCB | LQFP176        | 39.67        | °C/W        |
|               |                              | BGA176         | 28.31        |             |
|               |                              | LQFP144        | 35.32        |             |
|               |                              | LQFP100        | 32.85        |             |
|               |                              | LQFP64         | 35.41        |             |
| $\Psi_{JT}$   | Natural convection, 2S2P PCB | LQFP176        | 0.64         | °C/W        |
|               |                              | BGA176         | 0.69         |             |
|               |                              | LQFP144        | 1.86         |             |
|               |                              | LQFP100        | 0.53         |             |
|               |                              | LQFP64         | 1.10         |             |

(1): Thermal characteristics are based on simulation, and meet JEDEC specification.

## 6. Ordering information

**Table 6-1. Part ordering code for GD32F527xx devices**

| Ordering code | Flash (KB) | Package | Package type | Temperature operating range   |
|---------------|------------|---------|--------------|-------------------------------|
| GD32F527IST7  | 7680       | LQFP176 | Green        | Industrial<br>-40°C to +105°C |
| GD32F527IMT7  | 4096       | LQFP176 | Green        | Industrial<br>-40°C to +105°C |
| GD32F527ISK7  | 7680       | BGA176  | Green        | Industrial<br>-40°C to +105°C |
| GD32F527IMK7  | 4096       | BGA176  | Green        | Industrial<br>-40°C to +105°C |
| GD32F527ZST7  | 7680       | LQFP144 | Green        | Industrial<br>-40°C to +105°C |
| GD32F527ZMT7  | 4096       | LQFP144 | Green        | Industrial<br>-40°C to +105°C |
| GD32F527VST7  | 7680       | LQFP100 | Green        | Industrial<br>-40°C to +105°C |
| GD32F527VMT7  | 4096       | LQFP100 | Green        | Industrial<br>-40°C to +105°C |
| GD32F527RST7  | 7680       | LQFP64  | Green        | Industrial<br>-40°C to +105°C |
| GD32F527RMT7  | 4096       | LQFP64  | Green        | Industrial<br>-40°C to +105°C |

## 7. Revision history

**Table 7-1. Revision history**

| Revision No. | Description   | Date         |
|--------------|---|--------------|
| 1.0          | Initial Release   | Mar.1, 2024  |
| 1.1          | 1. Fixed a clerical error in PA4 and PA5 pin functions.<br>2. Add <a href="#"><u>Table 4-36. Temperature sensor calibration values</u></a> .<br>3. Update the maximum and minimum values of IRC48M, IRC16M, and IRC32K clocks when TA = -40 °C ~ +105 °C.   | Jul.15, 2024 |
| 1.2          | 1. Update the Flash schema information for GD32F527xM series in <a href="#"><u>Table 2-1. GD32F527xx devices features and peripheral list</u></a> and <a href="#"><u>Table 2-2. GD32F527xx devices features and peripheral list (Cont.)</u></a> .<br>2. Update the <a href="#"><u>Figure 4-2. Recommended PDR ON pin circuit</u></a> .<br>3. Add typical values for high and low temperature power consumption in <a href="#"><u>Table 4-7. Power consumption characteristics</u></a> .   | Aug.3, 2024  |
| 1.3          | 1. Update the <a href="#"><u>Table 6-1. Part ordering code for GD32F527xx devices</u></a> .   | Oct.12, 2024 |
| 1.4          | 1. Update the <a href="#"><u>Table 4-3. DC operating conditions</u></a> .<br>2. Update the <a href="#"><u>Table 4-6. Power saving mode wakeup timings characteristics</u></a> .<br>3. Update the <a href="#"><u>Table 4-9. EMI characteristics</u></a> .<br>4. Update the <a href="#"><u>Table 4-10. Component level ESD and latch-up characteristics</u></a> .<br>5. Modify <a href="#"><u>Figure 4-2. Recommended PDR ON pin circuit</u></a> and add note (3) to it.<br>6. Update the <a href="#"><u>Table 4-18. Low speed internal clock (IRC32K) characteristics</u></a> .<br>7. Update the <a href="#"><u>Table 4-19. PLL characteristics</u></a> .<br>8. Update the <a href="#"><u>Table 4-20. PLLI2S characteristics</u></a> .<br>9. Update the <a href="#"><u>Table 4-21. PLLSAI characteristics</u></a> .<br>10. Add startup time and delete Note 3 in <a href="#"><u>Table 4-35. Temperature sensor characteristics</u></a> .<br>11. Update the <a href="#"><u>Table 4-25. I/O port static characteristics</u></a> .<br>12. Update the <a href="#"><u>Table 4-27. I/O port AC characteristics</u></a> .<br>13. Modify the maximum values of VDD, VDDA, VBAT, and VIN in <a href="#"><u>Table 4-2. Absolute maximum ratings</u></a> .<br>14. Add the Max and Min values in <a href="#"><u>Table 4-11. Power supply supervisor characteristics</u></a> .<br>15. Update the <a href="#"><u>Table 4-28. ADC characteristics</u></a> and <a href="#"><u>Table 4-30. ADC RAIN max for fADC = 40 MHz</u></a> . | Feb.7, 2025  |

| Revision No. | Description  | Date         |
|--------------|--|--------------|
|              | 16. Updated the description of the maximum speed supported by USART/UART in <u><b>Universal synchronous/asynchronous receiver transmitter (USART/UART)</b></u> .   |              |
| 1.5          | 1. Updated the description of USBFS in <u><b>Universal serial bus full-speed interface (USBFS)</b></u> .<br>2. Updated the description of USBHS in <u><b>Universal serial bus high-speed interface (USBHS)</b></u> .   | Feb.10, 2025 |
| 1.6          | 1. Update the pins PF3, PF4 and PF5 in <u><b>Table 2-5. GD32F527Ix BGA176 pin definitions</b></u> .<br>2. Add the <u><b>Table 4-5. Start-up timings of Operating conditions</b></u> .<br>3. Update the <u><b>Table 4-6. Power saving mode wakeup timings characteristics</b></u> . And add the Min item. | Apr.27, 2025 |

## Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed by the Company (either expressly or impliedly) herein. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

To the maximum extent permitted by applicable law, the Company makes no representations or warranties of any kind, express or implied, with regard to the merchantability and the fitness for a particular purpose of the Product, nor does the Company assume any liability arising out of the application or use of any Product. Any information provided in this document is provided only for reference purposes. It is the sole responsibility of the user of this document to determine whether the Product is suitable and fit for its applications and products planned, and properly design, program, and test the functionality and safety of its applications and products planned using the Product. The Product is designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and the Product is not designed or intended for use in (i) safety critical applications such as weapons systems, nuclear facilities, atomic energy controller, combustion controller, aeronautic or aerospace applications, traffic signal instruments, pollution control or hazardous substance management; (ii) life-support systems, other medical equipment or systems (including life support equipment and surgical implants); (iii) automotive applications or environments, including but not limited to applications for active and passive safety of automobiles (regardless of front market or aftermarket), for example, EPS, braking, ADAS (camera/fusion), EMS, TCU, BMS, BSG, TPMS, Airbag, Suspension, DMS, ICMS, Domain, ESC, DCDC, e-clutch, advanced-lighting, etc.. Automobile herein means a vehicle propelled by a self-contained motor, engine or the like, such as, without limitation, cars, trucks, motorcycles, electric cars, and other transportation devices; and/or (iv) other uses where the failure of the device or the Product can reasonably be expected to result in personal injury, death, or severe property or environmental damage (collectively "Unintended Uses"). Customers shall take any and all actions to ensure the Product meets the applicable laws and regulations. The Company is not liable for, in whole or in part, and customers shall hereby release the Company as well as its suppliers and/or distributors from, any claim, damage, or other liability arising from or related to all Unintended Uses of the Product. Customers shall indemnify and hold the Company, and its officers, employees, subsidiaries, affiliates as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Product.

Information in this document is provided solely in connection with the Product. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Product described herein at any time without notice. The Company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Information in this document supersedes and replaces information previously supplied in any prior versions of this document.