GigaDevice Semiconductor Inc.

GDSCN832xx

User Manual

Revision 1.0

(Apr. 2024)

Table of Contents

GigaDevice **GDSCN832xx User Manual**

List of Figures

List of Tables

1. System and bus architecture

1.1. Bus architecture

The bus architecture of ESC is shown in the following figure. The AHB matrix based on AMBA 5 AHB-LITE is a multi-layer AHB, which enables parallel access paths between one masters and multiple slaves in the system. One masters on the AHB decoder, including AHB bus of the PDI Wrapper. The AHB decoder consists of five slaves, including the AHB to OPB Bridge, EFUSE, AHB to APB Bridge, GPIO and RCU.

The AHB connects with the AHB peripherals including one AHB-to-APB bridges which provide full synchronous connections between the AHB decoder and the one APB buses. The one APB buses connect with all the APB peripherals, including the PMU, TIMER, SYSCFG, INTC.

1.2. Memory map

This section will introduce the memory distribution of GDSCN as shown in *[Table 1-1.](#page-12-0) [Memory map of GDSCN](#page-12-0)* below.

GigaDevice **GDSCN832xx User Manual**

1.3. AHB direct/indirect access

GDSCN can directly/indirectly access ESC registers and core PRAM through the AHB to OPB bridge in three ways: directly accessible ESC registers, indirectly accessible ESC core registers, and indirectly accessible ESC core PRAM. The bridge provides an AHB Slave interface towards the upstream side and OPB interfaces towards the downstream side of the ESC core, where the upstream AHB side is faster than, in frequency to, the downstream ESC core, and the clocks are synchronous in phase, and have an N:1(max N=16) frequency ratio.

1.3.1. Direct AHB transmit access ESC register

Direct access to ESC registers is used for transferring data/commands to the indirect access of ESC core registers. When the AHB bus accesses the address range of 0x0000-0x0FFF, a single register read/write operation on the ESC core is initiated based on the CCTL RW bit in the ESC_CCTL_CMD register. At the start of a read cycle, the CCTL_BUSY bit in the

ESC_CCTL_CMD register is set to 1, and at the end of the read cycle, CCTL_BUSY is cleared to 0, allowing valid data to be read on the AHB bus. At the start of a write cycle, the CCTL_BUSY bit is set to 1, valid data is written to the bus, and at the end of the write cycle, the CCTL_BUSY bit is cleared, and the valid data is written into the register.

1.3.2. Indirect transmit access ESC core register

GDSCN can access the ESC core registers indirectly through the ESC_CCTL_DATA and ESC_CCTL_CMD registers. When reading an ESC core register, the following steps are required: First, set the CCTL_STOP bit in the ESC_CCTL_CMD register to 1 to clear the CCTL_BUSY bit; set the CCTL_RW bit in the ESC_CCTL_CMD register to 1, write the address of the register to be accessed into the CCTL_ADDR field, and write the number of bytes to be read into the CCTL_SIZE field, then set the CCTL_BUSY bit to 1. When the CCTL_BUSY bit is cleared, data can be read from the ESC_CCTL_DATA register.

When writing data to the ESC core registers, the following steps are required: First, set the CCTL_STOP bit in the ESC_CCTL_CMD register to 1 to clear the CCTL_BUSY bit; clear the CCTL_RW bit in the ESC_CCTL_CMD register, write the address of the register to be accessed into the CCTL_ADDR field, and write the number of bytes to be written into the CCTL_SIZE field, then set the CCTL_BUSY bit to 1. The configuration data can be written into the ESC_CCTL_CMD register at once. The completion of the write cycle is indicated by the CCTL_BUSY bit being cleared to zero.

In the above read/write operations, the valid data is always aligned with the low bits of the ESC_CCTL_DATA. The valid data can be referred to the following table.

CCTL SIZE	ESC CCTL_ADDR[1:0]	ESC CCTL DATA valid bytes
	00/01/10/11	[7:0]/ [15:8]/ [23:16]/ [31:24]/
	00/10	[15:0]/[31:16]
	00	[31:0]

Table 1-2. Alignment of valid data

1.3.3. Indirect transmit access ESC core PRAM

When initiating read operation to core PRAM through AHB, after writing PRAM start address and read length to ESC_PRAM_ALR register, PRAM_BUSY_READ is set to 1, the module starts to initiate multiple OPB read operations, read data from core PRAM and write to the TX FIFO. All OPB read operations are complete. PRAM_BUSY_READ is cleared. When data is transferred from the ESC core to the TX FIFO, the PRAM read length PRAM_LEN_READ and the PRAM read address PRAM_ADDR_READ are updated to show the process. Determines the valid bytes of the first read data according to the start address. Determines the valid bytes of the last read data based on the starting address and operation length. If necessary, the read command can be stopped by setting the ESC_PRAM_CR[PRAM_STOP_READ] bit to 1. If the OPB read period starts, the stop command takes effect after the current read operation is complete. After the stop

command takes effect, data in the TX FIFO is cleared.

When writing to the PRAM through AHB, after writing the RAM start address and write length to the ESC_PRAM_ALW register, write 1 to the PRAM_BUSY_WRITE bit of the ESC_PRAM_CW register, the module initiates multiple OPB write operations. Data is read from the RX FIFO and written to the core PRAM. All OPB write operations are complete. PRAM_BUSY_WRITE is cleared Write operations support wait mechanism, PRAM_BUSY_WRITE bit is set to 1, but when RX FIFO is empty, OPB module will not immediately initiate OPB transfer operation, until there is data in RX FIFO will initiate this operation. After each OPB ACK response, it will detect the RX FIFO state. If the RX FIFO is empty, it will enter the waiting state and enter the next transmission operation until there is data. When data is transferred from the RX FIFO to the core, the PRAM write length PRAM_LEN_WRITE and the PRAM write address PRAM_ADDR_WRITE are updated to show the process. Determines the valid bytes of the first data write according to the start address. Based on the starting address and operation length, determines the valid bytes of the last data write.

If necessary, the write command can be stopped by setting the PRAM_STOP_WRITE bit to 1. If the OPB write cycle starts, the stop command takes effect after the read operation is complete. After the stop command takes effect, data in the RX FIFO is cleared.

1.4. Register protection in BUSY state

If the BUSY related register bits, such as CCTL BUSY, PRAM BUSY READ, and PRAM_BUSY_WRITE, are set to 1, you can set the BRP bit to protect the register from rewriting. When CCTL_BUSY is set to 1, ESC_CCTL_DATA/ ESC_CCTL_CMD is protected from rewriting by AHB write operations. When PRAM_BUSY_READ is set to 1, ESC PRAM ALR is protected from rewriting by AHB write operations. When PRAM_BUSY_WRITE is set to 1, ESC_PRAM_ALW is protected from being overwritten by AHB write operations

When the BRP bit is set to 1, when the BUSY related register bit is set to 1, the user's AHB write operation to the corresponding register will be lost, then the WDLF flag in the ESC_OPB_CS register is set to 1, and the interrupt will be triggered when the WDIE bit is set to 1.

When the BRP bit is set to 0, when the BUSY related register bit is set to 1, the user's AHB write operation to the corresponding register will cause the current OPB transmission error, then the WEF flag in the ESC_OPB_CS register is set to 1, and the interrupt will be triggered when the WEIE bit is set to 1. It is advised to handle it as soon as possible to avoid more errors.

1.5. OPB transmission timeout function

The OPB transmission timeout function can be enabled by setting the TOEN bit in the ESC_OPB_CS register to 1. The timeout interval can be configured by the TO_CNT bit in the ESC_OPB_CS_register. When the counter exceeds the TO_CNT programming value, the TOF flag in the ESC_OPB_CS register is set to 1. If the TOIE bit in the ESC_OPB_CS register is set to 1, a timeout interrupt is generated. Timeout interrupt response processing:

1. If the ESC CCTL direct read/write mode is used, the TOF flag is set after a timeout interrupt response occurs. Terminate the transmission directly to avoid the BUS being occupied.

2. If the ESC CCTL is used in indirect read/write mode, the TOF flag is set after a timeout interrupt response occurs. You can stop this operation by writing 1 to the ESC CCTL_STOP bit.

3. When the PRAM is used in indirect read/write mode, the TOF flag is set after a timeout interrupt response occurs. You can stop this operation by writing 1 to the PRAM_STOP_WRITE/ PRAM_STOP_READ bit.

1.6. EFUSE function

The EFUSE controller has EFUSE macro that store system paramters. As a non-volatile unit of storage, the bit of EFUSE macro cannot be restored to 0 once it is programmed to 1. According to the software opration, the EFUSE controller can program all bits in the system parameters.

The main purposes of the EFUSE are the following:

- One-time programmable nonvolatile EFUSE storage cells organized as 32*8bit
- All bits in the EFUSE cannot be rollback from 1 to 0.
- Can only be accessed through corresponding register.

Figure 1-2 Efuse controller block diagram

1.7. EFUSE Register definition

EFUSE base address: 0x3600

1.7.1. Chip id register (EF_CHIP_ID)

Address offset: 0x14 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

1.7.2. EFUSE UID READ register (EFUSE_UID_READ)

Address offset: 0x1C+X*4(X=0,1,2,3)

Reset value: 0x0000 0000

1.8. ESC core controller (ESC_CCTL)

The main purposes of the ESC core controller (ESC_CCTL) are the following:

- Configuring indirect transmit access of the ESC core register
- Configuring indirect transmit access of the ESC core PRAM.

1.9. ESC core controller register definition

ESC core control register base address: 0x3300

1.9.1. ESC CCTL data register (ESC_CCTL_DATA)

Address offset: 0x00 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

rw

this value is the data read from the ESC Core; If the CCTL_RW bit is 0, this value

is the data written to the ESC Core.

The low bit of this filed always indicates the valid data written or read.

1.9.2. ESC CCTL command register (ESC_CCTL_CMD)

Address offset: 0x04

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

rw

1.9.3. ESC PRAM FIFO data read register (ESC_PRAM_FIFO_DR)

Address offset: 0x10 Reset value: 0x0000 0000

1.9.4. ESC PRAM address and length read register (ESC_PRAM_ALR)

Address offset: 0x14 Reset value: 0x0000 0000

1.9.5. ESC PRAM command read register (ESC_PRAM_CR)

Address offset: 0x18 Reset value: 0x0000 0000

r r

1.9.6. ESC PRAM FIFO data write register (ESC_PRAM_FIFO_DW)

Address offset: 0x20

Reset value: 0x0000 0000

WRITE[31:0] The valid value of data is determined according to the start address and the transfer length.

1.9.7. ESC PRAM address and length write register (ESC_PRAM_ALW)

Address offset: 0x24

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

1.9.8. ESC PRAM command write register (ESC_PRAM_CW)

Address offset: 0x28 Reset value: 0x0000 1001

1.9.9. ESC OPB control and status register (ESC_OPB_CS)

Address offset: 0x30 Reset value: 0x0000 0479

GigaDevice **GDSCN832xx User Manual**

0: Timeout feature disabled.

1.10. System configuration controller (SYSCFG)

The main purposes of the system configuration controller (SYSCFG) are the following:

- Configuring MCU HCLK frequency ratio.
- Configuring SPI extend mode.
- Providing Chip ID and version.

1.11. System configuration register definition

SYSCFG base address: 0x000 3900

1.11.1. System configuration register 0 (SYSCFG_CFG0)

Address offset: 0x00

Reset value: 0x001F 0000

This register can be accessed by word(32-bit).

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Reserved **Reserved** MCUFREQ[4:0] rw 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reserved SPIEXTM OD Reserved rw

Bits Fields Descriptions 31:21 Reserved Must be kept at reset value. 20:16 MCUFREQ[4:0] MCU HCLK frequency ratio 00000: MCU_HCLK_FREQ >=100MHZ 00001: 100MHZ/2 <= MCU_HCLK_FREQ < 100MHZ 00010: 100MHZ/3 <= MCU_HCLK_FREQ < 100MHZ/2 … 11111: 100MHZ/32 <= MCU_HCLK_FREQ < 100MHZ/31 15:3 Reserved Must be kept at reset value. 2 SPIEXTMOD PDI type combined with SPI 0: GPIO 1: MII (OSPI: without clk_25m output; Others: with clk_25M)

1.11.3. SYSCFG chip version register (SYSCFG_CHIPVER)

Address offset: 0x94 Reset value: 0x0000 0000

This register can be accessed by word(32-bit).

1.11.4. SYSCFG reserved register (SYSCFG_RESERVED)

Address offset: 0xF0 Reset value: 0x0000 0000

GigaDevice **GDSCN832xx User Manual**

2. Power management unit (PMU)

2.1. Overview

The power consumption is regarded as one of the most important issues for the devices of ESC series. Power management unit (PMU) provides four types of device level and three types of module level power saving modes, device level power saving modes including MOD0, MOD1, MOD2 and MOD3, module level power saving modes including EtherCAT clock management, PHY power management and the LED pins power management. These modes reduce the power consumption and allow the application to achieve the best tradeoff among the conflicting demands of device operating time, speed and power consumption. PMU also supports wake up event detection and power management event (PME) notification.

2.2. Characteristics

- EtherCAT clock management.
- PHY power management, including PHY A and B energy detect(ED) power down management and common power down management.
- LED pins power down management.
- Four types of device level power saving modes, including MOD0, MOD1, MOD2 and MOD3.
- PHY wake up event detection, including PHY ED powered wake up and PHY LAN magic packet wake up.
- Interrupt wake up notification.

2.3. Function overview

2.3.1. Device ready

The bit RDY in PMU_CTL0 register, can indicate whether the device is ready. The master processor can read this bit to obtain the ready status of the device.

- After power on, EtherCAT device reset or digital reset, if RDY bit is set, it indicates that the device has successfully read the contents of the EEPROM and is configured according to the read contents.
- Setting the ESCRST bit in the RCU_RSTCFG register will reset the EtherCAT core, which will cause the EtherCAT core to re-read the EEPROM and reconfigure according to the configuration content. During this process, the RDY bit will momentarily transition to a low level.
- When the device enters power-saving modes MOD1, MOD2, or MOD3, the RDY bit will

transition to a low level. Once the device is awakened from a power-saving mode back into the MOD0, and after the PLL becomes stable, the RDY bit will be set back to a high level.

Note: The device supports voltage detection. The RDY bit can be set when the supply voltage reaches a predetermined value.

2.3.2. EFUSE voltage supply

The VDDIO is a power supply pin specially designed for EFUSE writing, when using the internal LDO, a suitable power supply voltage is required (Refer to the datasheet for detailed description), if EFUSE_LDO_BYPASS bit is set requires 2.5V LDO voltage.

2.3.3. PHY wake up event detection

The device supports two types of PHY wake-up event detection:

- PHY ED powered wake up event.
- PHY LAN magic packet wake up.

2.3.4. PME wake up notification

The latches of bit EDWOLASTAT and EDWOLBSTAT in the PMU_CTL register is handled in the PME module. Refer to the *Figure 2-1. [PME interrupt pending](#page-30-4)* to understand the logic of PME interrupt control. If EDWOLAEN or EDWOLBEN is set, when energy detect / WoL event happened on port A or B PHY the PMEIF bit in interrupt status register will be set.

When PMWUPCFG is set, PME events can automatically wake up the system in some device-level power saving modes.

Figure 2-1. PME interrupt pending

2.3.5. Module level power saving modes

The device supports three types of module level power saving modes:

- The ECATCLKDIS bit in PMU CTL0 register can use to disable EtherCAT core clock.
- PHY power management

- PHY A and B ED power down management, support auto ED power down.
- ‐ Common power down management.
- LEDs output management
	- The LEDOUTDIS bit in PMU CTL0 register can use to disable LEDs output.
	- The LEDMODCFG bit in PMU_CTL0 register can use to configure LEDs working mode (take effect only when LEDOUTDIS is set).
	- The LEDINACT bit in PMU_CTL0 register can use to configure the inactive state when LEDs work in push-pull mode (take effect only when LEDOUTDIS is set).

2.3.6. Device level power saving modes

After a device level reset, the device operates at full function and all clocks are active. Users can achieve lower power consumption through gating the clocks of the unused functions. Besides, four device level power saving modes are provided to achieve even lower power consumption, they are MOD0, MOD1, MOD2 and MOD3.

MOD0

After a device level reset, the device works in MOD0 and operates at full function, all clocks are active.

MOD1

When in MOD1, device will disable all clocks derived from the PLL clock. If powered via PHY or externally, the network clock remains enabled. The XTAL and PLL remain enabled. This mode can be exited either manually or automatically.

This mode is applicable to the PHY's common power down management, PHY's WoL (Wake on LAN) mode, and PHY's ED power down management.

MOD2

When in MOD2, device will disable all clocks derived from the PLL clock. If powered via PHY or externally, the network clock remains enabled. It is allowed to disable the PLL (it will be disabled if both PHYs are in ED or common power down management). The XTAL and PLL remain enabled. This mode can be exited either manually or automatically.

This mode is applicable to the PHY's common power down management, PHY's WoL (Wake on LAN) mode, and PHY's ED power down management.

MOD3

When in MOD3, device will disable all clocks derived from the PLL clock. The PLL is disabled. The external network clocks are turned off. The crystal oscillator is disabled. This mode can only be exited manually.

This mode is applicable to the PHY's common power down management.

Before setting this power state, the master device should set POWERDOWN bit.

Table 2-1. Power saving mode summary

2.3.7. Entering device level power saving modes

To transition from MOD0 to MOD1, MOD2, or MOD3, can follow these steps:

- 1. Configure PMWUPCFG bit.
- 2. Configure PHY wake up detection, about PHY wake up detection can refer to *[PHY wake](#page-30-1) [up event](#page-30-1)* [detection](#page-30-1).
- 3. Configure PHY wake up notification, about PHY wake up notification can refer to *[PME](#page-30-2) [wake up notification](#page-30-2)*.
- 4. ensure that the device has been able to enter the power saving mode (ensure that there is no need to send data packets, receivers disabled, etc.).
- 5. Set PMSLPEN bit.

Note:

- After entering power saving mode, the RDY bit in registers PMU_CTL0 will be set to low level.
- After entering power saving mode, the master interface is invalid.

2.3.8. Exiting device level power saving modes

The device level power saving modes can be exited either manually or automatically.

If PMWUPCFG bit is set, the PME wake up is enabled, PME automatically wake up may occur. About PME wake up can refer to *[PME wake up notification](#page-30-2)*.

The master can manually wake up device by:

- Perform EXMC write operations on the device. Although all write operations are ignored until the device is woken up and a read operation performed, the master should still indicate a write to the PMU_PDIREFVAL register. No attempt should be made to write any other address until the device has been woken up.
- Perform SPI/SQI cycles on the device (CS low and SCK high). Although all read and write operations are ignored until the device is woken up, the master should still indicate to wake up the device by reading the PMU_PDIREFVAL register. No attempt should be made to read and write any other address until the device has been woken up.

Note:

- The working state of the master interface can be determined by reading the PMU_PDIREFVAL register. Once the correct value is read, the master interface will enter the ready state. Then the RDY bit will indicate when the device is fully awakened.
- After automatic or manual wakeups, the device RDY bit is set once the device has returned to MOD0 and the PLL has been re-stabilized, the PMMODCFG and PMSLPEN bits or bit will be cleared (set to 0).
- If all is well, the device wake up time should be less than 2 ms.

2.4. Register definition

PMU base address: 0x0000 3700

2.4.1. Control register 0 (PMU_CTL0)

Address offset: 0x00 Reset value: 0x0000 C000.

SigaDevice **GDSCN832xx User Manual**

- When this bit is clear read access to any internal resource is prohibited except for the PMU_CTL, PMU_PDIVAL, and RCU_RSTCFG registers.
- Before this bit is set, write operations to any address are invalid.

2.4.2. Control and status register (PMU_CTL1)

Address offset: 0x04 Reset value: 0x0000 0000

This register can be accessed by word(32-bit).

2.4.3. Process data interface reference value register (PMU_PDIREFVAL)

Address offset: 0x1C

Reset value: 0x7654 3210

31:0 PDIVAL[31:0] When process data interface(PDI) is ready, reading this register returns the reset value, otherwise, other invalid values are returned (not reset value). Used for PDI interface testing.

3. Reset and clock unit (RCU)

3.1. Reset control unit (RCTL)

3.1.1. Overview

GDSCN reset control unit includes the control of two kinds of reset: system reset and module reset. System reset includes power-on reset (POR), external pin reset (RSTN) and EtherCAT system reset, which can reset all circuits in the device. Module reset includes digital reset, PHY reset and EtherCAT core reset, which can reset each corresponding module.

3.1.2. Characteristics

- System reset, reset all circuits in the device.
- Multi-module reset, reset the digital circuit except PHY.
- Single-module reset, reset EtherCAT core and external PHY.

3.1.3. Function overview

System reset

System reset can reset the entire device, including power on reset (POR), external pin reset (RSTN) and EtherCAT system level reset, described as follows:

Power-on reset: A power-on reset occurs when the device has just been powered on or when the power is disconnected and reapplied to the device.

RSTN pin reset: Driving the RSTN input pin to low initiates an external pin reset.

EtherCAT system reset: EtherCAT system reset is initiated by a special sequence of three separate consecutive frames/commands.

Module reset

A module reset affects one or more modules and can generate a reset for a variety of modules, as described below:

Multi-module reset: Performs a digital reset by setting the DRST bit of the configuration register (RCU_RSTCFG). A digital reset resets all submodules of the device except the Ethernet PHY.

Single-module reset: A single-module reset resets only the specified module. Single-module reset does not latch configuration pins and includes port A PHY reset, port B PHY reset, and EtherCAT controller reset.

The single module reset is described as follows:

Port A PHY reset is performed by setting the PHYARST bit in the reset configuration register (RCU_RSTCFG) or MR_MAIN_REST bit in the PHY control register (PHY_MII_CTL). After port A PHY is reset, the PHYARST bit and soft reset bit are cleared automatically. The other modules of the device are not affected by this reset. The completion of the PHY reset on port A can be determined by whether the PHYARST bit in the polling reset configuration register (RCU_RSTCFG) or the MR_MAIN_REST bit in the PHY control register (PHY_MII_CTL) is cleared.

Port B PHY reset is performed by setting the PHYBRST bit in the reset configuration register (RCU_RSTCFG) or MR_MAIN_REST bit in the PHY control register (PHY_MII_CTL). After the PHY of port B is reset, the PHYBRST bit and soft reset bit are cleared automatically. The other modules of the device are not affected by this reset. The completion of the PHY reset on port B can be determined by whether the PHYBRST bit in the polling reset configuration register (RCU RSTCFG) or the MR_MAIN_REST bit in the PHY control register (PHY_MII_CTL) is cleared.

An individual reset of the EtherCAT controller can be performed by resetting ESCRST bit in the configuration register (RCU_RSTCFG). This will reset the EtherCAT core and its registers.

3.2. Clock control unit (CCTL)

3.2.1. Overview

The EtherCAT clock control unit consists primarily of an external High Speed crystal oscillator (HXTAL) and a phase-locked loop (PLL). This clock is usually provided by the OSCIN and OSCOUT of the passive 25MHz crystal oscillator or by the OSCIN pin of the single-ended 25MHz clock source driver.

3.2.2. Characteristics

- 25 MHz High speed crystal oscillator (HXTAL).
- A phase locked loop (PLL).

3.2.3. Function overview

High speed crystal oscillator (HXTAL)

The device requires a fixed frequency 25 MHz clock source for use by the internal clock oscillator and PLL. This is usually provided by connecting the 25 MHz crystal oscillator to the OSCIN and OSCOUT pins of the chip. This clock can also be provided by using a singleended 25 MHz clock source driven OSCIN input pin. If a single-ended source is selected, the clock input must run continuously for the device to function properly. Power-saving mode allows the oscillator or external clock input to pause.

Figure 3-2. HXTAL clock source

The HXTALSTB flag in clock configuration register (RCU_CLKCFG) indicates if the highspeed external crystal oscillator is stable. When the HXTAL is powered up, it will not be released for use until this HXTALSTB bit is set by the hardware. This specific delay period is known as the oscillator "Start-up time". At this point the HXTAL clock can be used directly as the PLL input clock.

Phase locked loop (PLL)

The PLL input is a 25MHz HXTAL clock, and after PLLN (8) frequency doubling, CK_PLL (200MHz) is obtained. The CK_PLL clock is divided 2 / 4/ 8 by PLLDIV to obtain 100MHz, 50MHz, 25MHz clocks for EtherCAT kernel, and corresponding clocks can be turned on in the core enable register (RCU_COREEN). The clock of the corresponding module can be enabled in the AHB enable register (RCU_AHBEN), APB enable register (RCU_APBEN) and core enable register (RCU_COREEN).

3.3. Register definition

RCU base address: 0x3400

3.3.1. AHB enable register (RCU_AHBEN)

Address offset: 0x00 Reset value: 0x0000 000F

3.3.2. APB enable register (RCU_APBEN)

Address offset: 0x04 Reset value: 0x0000 0077

3.3.3. Core enable register (RCU_COREEN)

Address offset: 0x08 Reset value: 0x0000 0007

0: Disabled CK_CORE_50M clock 1: Enabled CK_CORE_50M clock

0 **CORE25MEN** EtherCAT core 25M clock enable This bit is set and reset by software. 0: Disabled CK_CORE_25M clock 1: Enabled CK_CORE_25M clock

3.3.4. Clock configuration register (RCU_CLKCFG)

Address offset: 0x0C Reset value: 0x0528 0400

Note: PLLBWCTL, PLLN and PLLDIV can only be read and written when PLL_CFG_KEY = 1.

3.3.5. Reset configuration register (RCU_RSTCFG)

Address offset: 0x10 Reset value: 0x0000 0000

3.3.6. PLL configuration key register (RCU_PLL_CFG_KEY)

Address offset: 0x14 Reset value: 0x0000 0000

PLLDIV bits in RCU_CLKCFG register can be read and written.

3.3.7. Pin reset flag register (RCU_PRSTF)

Address offset: 0x18 Reset value: 0x0000 0002

4. Interrupt controller (INTC)

4.1. Overview

The multi-layer interrupt structure of the device is programmable and controlled by the interrupt controller (INTC). Interrupt events are generated internally by individual submodules and can be configured to output a single external host interrupt via the IRQ pin.

4.2. Characteristics

- The IRQ interrupt buffer mode, polarity, and de-assertion interval can be modified.
- The IRQ interrupt can be set the output mode to open-drain, enabling multiple devices to share the interrupt.
- All internal interrupts can be masked and trigger the IRQ interrupt.
- The device supports the following 8 types interrupts:
	- ‐ Software interrupt.
	- Device ready interrupt.
	- Ethernet PHY interrupt.
	- ‐ Timer interrupt.
	- PME interrupt.
	- ‐ AHB2OPB bridge interrupt.
	- ‐ EtherCAT interrupt.
	- Clock output test mode.

4.3. Interrupts function overview

The interrupt of the device can be divided into the following two types according to whether the interrupt source is enabled and cleared in the register of the submodule:

- The first type includes software, device ready, and timer interrupts that are directly accessed and configured (including monitored, enabled / disabled, and cleared) through INTC_FLAG register and INTC_EN register.
- The second type includes Ethernet PHY, power management, AHB2OPB bridge, and EtherCAT interrupts. INTC_FLAG register can provide indications of these interrupt events, but has no specific information of interrupt source. Software needs to poll an submodule interrupt register of the to determine the interrupt source. INTC FLAG register can be cleared only after the interrupt has been processed and the interrupt source cleared.

Interrupt events can trigger external IRQ interrupt pin output. By configuring INTC_CTL register, user can enable / disable IRQ interrupt pin output and configure IRQ interrupt buffer

mode, polarity and de-assertion interval. DEAS field of INTC_CTL register is used to configure the interrupt request de-assertion interval, which guarantees that the minimum IRQ interrupt output de-assertion interval period, and that de-assertion interval always starts when IRQ pin is set to de-assertion. The relationship between interrupt register and interrupt source control register, as shown in *Figure 4-1. [Block diagram of interrupt](#page-49-0)*.

Figure 4-1. Block diagram of interrupt

4.3.1. Software interrupt

Interrupt controller provides control over a general purpose software interrupt. When SWIE bit of INTC EN register is switched from 0 to 1, SWIF bit of INTC FLAG register is set. This interrupt provides a relatively simple method of generating interrupts in software and is used in conventional software design.

In order for a software interrupt event to trigger the external IRQ interrupt pin, IRQ output must be enabled by setting IRQEN bit of INTC_CTL register to 1.

4.3.2. Device ready interrupt

Interrupt controller provides control over a device ready interrupt. When READYIE bit of INTC_EN register is switched from 0 to 1, READYIF bit of INTC_FLAG register is used to indicate that the device is ready for access after power-on or reset condition.

In order for a device ready interrupt event to trigger the external IRQ interrupt pin, IRQ output must be enabled by setting IRQEN bit of INTC_CTL register to 1.

4.3.3. Ethernet PHY interrupt

Interrupt controller provides control over a ethernet PHY interrupt. When PHYAIE bit of INTC_EN register is switched from 0 to 1, PHYAIF and PHYBIF bits of INTC_FLAG register

are used to indicate interrupt events from the Ethernet PHY. For more information about Ethernet PHY interrupt sources, refer to the *[Ethernet PHYS](#page-114-0)*.

In order for a ethernet PHY interrupt event to trigger the external IRQ interrupt pin, IRQ output must be enabled by setting IRQEN bit of INTC_CTL register to 1.

4.3.4. Timer interrupt

Interrupt controller provides control over a timer interrupt. This interrupt is generated when the value of timer count register changes from 0 to 0xFFFF. When TIMIE bit of INTC_EN register is switched from 0 to 1, TIMIF bit of INTC_FLAG register is used to indicate interrupt events from the timer.

In order for a timer interrupt event to trigger the external IRQ interrupt pin, IRQ output must be enabled by setting IRQEN bit of INTC_CTL register to 1.

4.3.5. PME interrupt

Interrupt controller provides control over a PME interrupt. When PMEIE bit of INTC_EN register is switched from 0 to 1, PMEIF bit of INTC_FLAG register is used to indicate interrupt events from the PMU. For more information about PMU interrupt sources, refer to the *[Power](#page-29-0) [management unit \(PMU\)](#page-29-0)*.

In order for a power management interrupt event to trigger the external IRQ interrupt pin, IRQ output must be enabled by setting IRQEN bit of INTC_CTL register to 1.

4.3.6. AHB2OPB bridge interrupt

Interrupt controller provides control over a AHB2OPB bridge interrupt. When AHB2OPBIE bit of INTC_EN register is switched from 0 to 1, AHB2OPBIF bit of INTC_FLAG register is used to indicate the AHB2OPB bridge interrupt event from the BUS. For more information about SYS interrupt sources, refer to the *[System and bus](#page-11-0) architecture*.

In order for a AHB2OPB bridge interrupt event to trigger the external IRQ interrupt pin, IRQ output must be enabled by setting IRQEN bit of INTC_CTL register to 1.

4.3.7. EtherCAT interrupt

Interrupt controller provides control over a EtherCAT interrupt. When ECATIE bit of INTC_EN register is switched from 0 to 1, ECATIF bit of INTC_FLAG register is used to indicate interrupt events from the EtherCAT. For more information about EtherCAT interrupt sources, refer to the *[EtherCAT](#page-164-0)*.

In order for a EtherCAT interrupt event to trigger the external IRQ interrupt pin, IRQ output must be enabled by setting IRQEN bit of INTC_CTL register to 1.

4.3.8. Clock output test mode

In order to debug system and observe the clock, the IRQ pin output crystal oscillator clock can be realized by setting IRQCKOUT bit of INTC_CTL register to 1. At this point, the IRQ pin must be configured in push-pull output mode (IRQMODE=1) for best results.

4.4. Register definition

INTC base address: 0x3A00

4.4.1. Control register (INTC_CTL)

Address offset: 0x00

Reset value: 0x0000 0000

4.4.2. Flag register (INTC_FLAG)

Address offset: 0x04 Reset value: 0x0000 0000

0 ECATIF EtherCAT interrupt flag

This bit indicates an interrupt event from EtherCAT.

4.4.3. Enable register (INTC_EN)

Address offset: 0x08 Reset value: 0x0000 0000

5. General-purpose I/Os (GPIO)

5.1. Overview

There are up to 35 general purpose I/O pins (GPIO), Each GPIO port will determine the current capabilities of that port based on the current operating mode of the chip, including input/output modes. Each of the GPIO pins can be configured as a pull-up/pull-down or floating. When the pin is in output mode, the pin can be configured as a push-pull/drain open/source open drain output.

5.2. Characteristics

- Each pin weak pull-up/pull-down function.
- Output push-pull/open-drain enable control.
- Configures the function of the selected pin according to the chip mode.

5.3. Function overview

5.3.1. GPIO pin configuration

When is the reset, All the GPIO ports are configured as the input floating mode that input disabled without pull-up(PU) / pull-down(PD) resistors. After the chip is reset, wait for the EEPROM to load. When the loading is complete, determine the initial state of the pin after the chip is reset according to ESC PDI_TYPE.When PDI_TYPE equal to 0x04 select Digital IO mode, When PDI_TYPE equal to 0x80 select SPI mode or EXMC mode.

The GPIO pin is controlled as input or output state according to the working state. All GPIO pins have an internal weak pull-up and weak pull-down option When the GPIO pin is configured as an output pin, it can configure the output drive mode: push-pull or drain open drain and source open drain mode. The pull-down mode and output mode configurations support writing via EXMC or SPI communication.

5.3.2. External interrupt / event lines

Only one external interrupt output interface is supported. The interrupt output configuration is

determined by the internal register of the chapter *[Reset and clock unit](#page-38-0)* (RCU[\)](#page-38-0)

5.4. [Reset control unit \(RCTL\)](#page-38-0)

5.4.1. [Overview](#page-38-0)

GDSCN [reset control unit includes the control of two kinds of reset: system reset and module](#page-38-0) [reset. System reset includes power-on reset \(POR\), external pin reset \(RSTN\) and EtherCAT](#page-38-0) [system reset, which can reset all circuits in the device. Module reset includes digital reset,](#page-38-0) [PHY reset and EtherCAT core reset, which can reset each corresponding module.](#page-38-0)

5.4.2. [Characteristics](#page-38-0)

- [System reset, reset all circuits in the device.](#page-38-0)
- [Multi-module reset, reset the digital circuit except PHY.](#page-38-0)
- [Single-module reset, reset EtherCAT core and external PHY.](#page-38-0)

5.4.3. [Function overview](#page-38-0)

[System reset](#page-38-0)

[System reset can reset the entire device, including power on reset \(POR\), external pin reset](#page-38-0) [\(RSTN\) and EtherCAT system level reset, described as follows:](#page-38-0)

[Power-on reset: A power-on reset occurs when the device has just been powered on or when](#page-38-0) [the power is disconnected and reapplied to the device.](#page-38-0)

RSTN pin reset: Driving the RSTN [input pin to low initiates an external pin reset.](#page-38-0)

[EtherCAT system reset: EtherCAT system reset is initiated by a special sequence of three](#page-38-0) [separate consecutive frames/commands.](#page-38-0)

[Module reset](#page-38-0)

[A module reset affects one or more modules and can generate a reset for a variety of modules,](#page-38-0) [as described below:](#page-38-0)

[Multi-module reset: Performs a digital reset by setting the DRST bit of the configuration](#page-38-0) [register \(RCU_RSTCFG\). A digital reset resets all submodules of the device except the](#page-38-0) [Ethernet PHY.](#page-38-0)

[Single-module reset: A single-module reset resets only the specified module. Single-module](#page-38-0) [reset does not latch configuration pins and includes port A PHY reset, port B PHY reset, and](#page-38-0) [EtherCAT controller reset.](#page-38-0)

[The single module reset is described as follows:](#page-38-0)

[Port A PHY reset is performed by setting the PHYARST bit in the reset configuration register](#page-38-0)

(RCU_RSTCFG) or MR_MAIN_REST bit in the PHY control register (PHY_MII_CTL). After [port A PHY is reset, the PHYARST bit and soft reset bit are cleared automatically. The other](#page-38-0) [modules of the device are not affected by this reset. The completion of the PHY reset on port](#page-38-0) [A can be determined by whether the PHYARST bit in the polling reset configuration register](#page-38-0) (RCU_RSTCFG) or the MR_MAIN_REST bit in the PHY control register (PHY_MII_CTL) is [cleared.](#page-38-0)

Port B PHY reset is performed by [setting the PHYBRST bit in the reset configuration register](#page-38-0) (RCU_RSTCFG) or MR_MAIN_REST bit in the PHY control register (PHY_MII_CTL). After [the PHY of port B is reset, the PHYBRST bit and soft reset bit are cleared automatically. The](#page-38-0) [other modules of the device are not affected by this reset. The completion of the PHY reset](#page-38-0) [on port B can be determined by whether the PHYBRST bit in the polling reset configuration](#page-38-0) register (RCU_RSTCFG) or the MR_MAIN_REST_bit in the PHY control register [\(PHY_MII_CTL\) is cleared.](#page-38-0)

[An individual reset of the EtherCAT controller can be performed by resetting ESCRST bit in](#page-38-0) [the configuration register \(RCU_RSTCFG\). This will reset the EtherCAT core and its registers.](#page-38-0)

5.5. [Clock control unit \(CCTL\)](#page-38-0)

5.5.1. [Overview](#page-38-0)

[The EtherCAT clock control unit consists primarily of an external High Speed crystal oscillator](#page-38-0) [\(HXTAL\) and a phase-locked loop \(PLL\). This clock is usually provided by the OSCIN and](#page-38-0) [OSCOUT of the passive 25MHz crystal oscillator or by the OSCIN pin of the single-ended](#page-38-0) [25MHz clock source driver.](#page-38-0)

5.5.2. [Characteristics](#page-38-0)

- [25 MHz High speed crystal oscillator \(HXTAL\).](#page-38-0)
- [A phase locked loop \(PLL\).](#page-38-0)

5.5.3. [Function overview](#page-38-0)

[High speed crystal oscillator \(HXTAL\)](#page-38-0)

[The device requires a fixed frequency 25 MHz clock source for use by the internal clock](#page-38-0) [oscillator and PLL. This is usually provided by connecting the 25 MHz crystal oscillator to the](#page-38-0) [OSCIN and OSCOUT pins of the chip. This clock can also be provided by using a single](#page-38-0)[ended 25 MHz clock source driven OSCIN input pin. If a single-ended source is selected, the](#page-38-0) [clock input must run continuously for the device to function properly. Power-saving mode](#page-38-0) [allows the oscillator or external clock input to pause.](#page-38-0)

Figure 3-2. [HXTAL clock source](#page-38-0)

[The HXTALSTB flag in clock configuration register \(RCU_CLKCFG\) indicates if the high](#page-38-0)[speed external crystal oscillator is stable. When the HXTAL is powered up, it will not be](#page-38-0) [released for use until this HXTALSTB bit is set by the hardware. This specific delay period is](#page-38-0) known as the oscillator "Start-[up time". At this point the HXTAL clock can be used directly as](#page-38-0) [the PLL input](#page-38-0) clock.

[Phase locked loop \(PLL\)](#page-38-0)

[The PLL input is a 25MHz HXTAL clock, and after PLLN \(8\) frequency doubling, CK_PLL](#page-38-0) [\(200MHz\) is obtained. The CK_PLL clock is divided 2 / 4/ 8 by PLLDIV to obtain 100MHz,](#page-38-0) [50MHz, 25MHz clocks for EtherCAT kernel, and corresponding clocks can be turned on in](#page-38-0) [the core enable register \(RCU_COREEN\). The clock of the corresponding module can be](#page-38-0) [enabled in the AHB enable register \(RCU_AHBEN\), APB enable register \(RCU_APBEN\) and](#page-38-0) [core enable register \(RCU_COREEN\).](#page-38-0)

5.6. [Register definition](#page-38-0)

[RCU base address: 0x3400](#page-38-0)

5.6.1. [AHB enable register \(RCU_AHBEN\)](#page-38-0)

[Address offset: 0x00](#page-38-0) [Reset value: 0x0000 000F](#page-38-0)

5.6.2. [APB enable register \(RCU_APBEN\)](#page-38-0)

[Address offset: 0x04](#page-38-0) [Reset value: 0x0000 0077](#page-38-0)

5.6.3. [Core enable register \(RCU_COREEN\)](#page-38-0)

[Address offset: 0x08](#page-38-0) [Reset value: 0x0000 0007](#page-38-0)

[0: Disabled CK_CORE_50M](#page-38-0) clock [1: Enabled CK_CORE_50M](#page-38-0) clock

[0](#page-38-0) **[CORE25MEN](#page-38-0)** [EtherCAT core 25M](#page-38-0) clock enable [This bit is set and reset by software.](#page-38-0) [0: Disabled CK_CORE_25M](#page-38-0) clock [1: Enabled CK_CORE_25M](#page-38-0) clock

5.6.4. [Clock configuration register \(RCU_CLKCFG\)](#page-38-0)

[Address offset: 0x0C](#page-38-0) [Reset value: 0x0528 0400](#page-38-0)

Note: [PLLBWCTL, PLLN and PLLDIV can only be read and written when PLL_CFG_KEY =](#page-38-0) [1.](#page-38-0)

5.6.5. [Reset configuration register \(RCU_RSTCFG\)](#page-38-0)

[Address offset: 0x10](#page-38-0) [Reset value: 0x0000 0000](#page-38-0)

5.6.6. [PLL configuration key register \(RCU_PLL_CFG_KEY\)](#page-38-0)

[Address offset: 0x14](#page-38-0) [Reset value: 0x0000 0000](#page-38-0)

[PLLDIV bits in RCU_CLKCFG register can be read and written.](#page-38-0)

5.6.7. [Pin reset flag register \(RCU_PRSTF\)](#page-38-0)

[Address offset: 0x18](#page-38-0) [Reset value: 0x0000 0002](#page-38-0)

[Interrupt controller \(INTC\)](#page-38-0), and the output mode is also determined by the internal bit.

5.6.8. Alternate functions (AF)

When the chip is in different modes, each pin has different functions.

Digital IO mode: When PDI_TYPE = 0x04, AFIO is adjusted to digital IO mode.

EXMC mode: When PDI_TYPE = 0x80 and the pad of MCU_PDI_TYPE = 1. AFIO is adjusted to EXMC mode.

SPI mode: When PDI_TYPE equal to 0x80 and the pad of MCU_PDI_TYPE equal to 0. AFIO is adjusted to SPI mode.

Table 5-1. GPIO configuration table

In addition, when in SPI (2 / 4 / 8 wire) +MII and the chip_mode [1:0] is not equal to 0x11, the EtherCAT port 0 is connected to the internal PHY A.

When chip_mode [1:0] is equal to 0x11, the EtherCAT port 0 is connected to the MII pin, port 2 is connected to the internal PHY A.

When chip_mode [1:0] is equal to 0x10b, the EtherCAT port 2 is connected to the MII pin.

When chip mode $[1:0]$ is equal to 0x00, In this case, the output of SPI+GPIO mode is not affected, and the MII signal is not output in SPI+MII mode.

Figure 5-1. Port line PHYS

Note:

- 1. Some pins are locked during power-on reset or when RST# is set to invalid, and automatically switch after being locked.
- 2. The MII_LINKPOL signal is latched after reset to determine the polarity of the MII_LINK pin. If MII_LINK is equal to 0, the level is low, indicating that a 100 Mbps full-duplex link has been established. MII_LINK equal to 1 indicates a high level, indicating that a 100 Mbps full-duplex link has been established.
- 3. SYNC1_LATCH1/SYNC0_LATCH0 pad omode / io_en is determined by the ESC internal register.
- 4. The following latch signals must to be pull up or down in the following mode, and cannot be set to the X state.

(1). If spi ext mode is equal to 1 and inphy bypass is equal to 0, the chip mode[1:0] must be set drop-down state.

- (2). The pad of IO16 must be configure as the pull-up or drop-down state
- (3). The pad of EESIZE must be configure as the pull-up or drop-down state
- (4). The pad of IO17 must be configure as the drop-down and drop-down state
- (5). When inphy_bypass is equal to 1, the pad of MII_LINKPOL must be set the pull-up

or drop-down state.

PDI_TYPE: Reference to EtherCAT register *[ESC PDI Control register](#page-191-0) [\(ESC_PDI_CONTROL\)](#page-191-0)*

line mode: The SPI output to GPIO is determined by the SPI input instruction

spi_ext_mode: Reference to System configuration register in *[System configuration register](#page-26-0) [0 \(SYSCFG_CFG0\)](#page-26-0)* Bit 2.

chip_mode[1:0]: pad of LINKACTLED1/ LINKACTLED0 latched after reset.

inphy bypass: The register bit configured by factory set to 0, cannot be modified.

5.6.9. Analog configuration

When GPIO pin is used as analog configuration:

- The weak pull-up and pull-down resistors are disabled.
- The output buffer is disabled.
- The schmitt trigger input is de-activated.
- Read access to the port input status register gets the value "0".

[Figure 5-2. Basic structure of Analog configuration](#page-69-0) shows the analog configuration of the GPIO pin.

Figure 5-2. Basic structure of Analog configuration

5.6.10. Alternate function (AF) configuration

To suit for different device packages, the GPIO supports some alternate functions mapped to some other pins by software.

When be configured as alternate function:

- The output buffer is enabled in open-drain or push-pull configuration.
- The output buffer is driven by the peripheral.
- The schmitt trigger input is activated.
- The weak pull-up and pull-down resistors could be chosen.

[Figure 5-3. Basic structure of Alternate function configuration](#page-70-0) shows the alternate function configuration of the GPIO pin.

GigaDevice **GIGAL CONSCRIPTS** GDSCN832xx User Manual

Note:

In OSPI mode, pdi_gpio15 cannot be used in OSPI+GPIO mode due to the large number of SPI pins occupied. MII_CLK25 cannot be used in OSPI+MII mode.

5.7. Register definition

GPIO base address: 0x3500

5.7.1. Port output mode register0 (GPIO0_OMODE0)

This register can be accessed by word(32-bit).

Address offset: 0x00 Reset value: 0x0000 0000

GigaDevice **GDSCN832xx User Manual**

These bits are set and cleared by software.

- 00: Output push-pull mode (reset value)
- 01: Output open-drain mode
- 10: Output open-source mod
- 11: Reserved

5.7.2. Port output mode register1 (GPIO0_OMODE1)

Address offset: 0x04

Reset value: 0x0000 0000

5.7.3. Port output mode register2 (GPIO1_OMOD0)

Address offset: 0x08

Reset value: 0x0000 0000

GigaDevice **GDSCN832xx User Manual**

5.7.4. Port output mode register3 (GPIO1_OMOD1)

This register can be accessed by word(32-bit).

5.7.5. Port pull-up/down register0 (GPIO0_PUD0)

Address offset: 0x10 Reset value: 0x0000 0000

Address offset: 0x0C Reset value: 0x0000 0000

5.7.6. Port pull-up/down register1 (GPIO0_PUD1)

Address offset: 0x14 Reset value: 0x0000 0000

5.7.7. Port pull-up/down register2 (GPIO1_PUD0)

Address offset: 0x18 Reset value: 0x0000 0000

5.7.8. Port pull-up/down register3 (GPIO1_PUD1)

Address offset: 0x1C Reset value: 0x0000 0000

5.7.9. EXMC control register (EXMC_CTL)

Address offset: 0x20

Reset value: 0x0000 0004

This register can be accessed by word(32-bit).

rw rw

6. TIMER

6.1. Basic Timer

6.1.1. Overview

The basic timer module has a 16-bit counter that can be used as an unsigned counter. The basic timer can be configured to generate interrupts. The resolution of basic timer is 100 μs.

6.1.2. Characteristics

- Counter width: 16 bits.
- Source of count clock is internal clock only.
- Counter mode: count down.
- Resolution: 100 μs.
- Auto-reload function.
- Interrupt output: update event.

6.1.3. Block diagram

Figure 6-1. [Basic timer block diagram](#page-80-0) provides details on the internal configuration of the basic timer.

Figure 6-1. Basic timer block diagram

6.1.4. Function overview

Clock source

The basic timer can only be clocked by the 25MHz internal timer clock, which is from the source named CK_TIMER in RCU.

The CK_TIMER will be divided by 2500 to generate the 10kHz counter clock (PSC_CLK).

The resolution of the counter is 100 μs.

Down counting mode

When the CEN bit in TIMERx CTL0 register is set, The basic timer loads the TIMER CNT register with a reload value in the CARL bit-filed of TIMER_CTL0 register. A new reload value can be written to the CARL bit-filed by software at any time. If the CEN bit is set, the TIMER_CNT register will be immediately loaded to the new reload value and continue to count down from that value.

If a chip-level reset occurs or the CEN bit in TIMER_CTL0 register is converted from 1 to 0, The CARL bit-filed is initialized to 0xFFFF. The CNT bit-filed is initialized to 0xFFFF on reset.

When the CEN bit in TIMER CTL0 register is set, the counter counts down continuously from the counter reload value to 0. Once the counter reaches 0, the counter wraps around to 0xFFFF and the TIMIF bit in INTC_FLAG register is set. If TIMIE bit in INTC_EN register is set, basic timer generates the interrupt. The counter continues to count down from the reload value of CARL bit-filed. If the TIMIF bit in INTC_FLAG register is set, it can only be cleared by writing a 1 to the bit.

The following figure shows an example of the counter behavior when CARL bit-filed is converted from 0x63 to 0x07.

6.1.5. Registers definition

Basic Timer base address: 0x0000 3800

Control register 0 (TIMER_CTL0)

Address offset: 0x00

Reset value: 0x0000 FFFF

Counter register (TIMER_CNT)

Address offset: 0x04 Reset value: 0x0000 FFFF

6.2. Free-Running Counter (FRC)

6.2.1. Overview

The Free-Running Counter has a 32-bit counter that can be used as an unsigned counter.The counter clock is 25MHz.

6.2.2. Characteristics

- Counter width: 32 bits.
- Source of count clock is internal clock only.
- Counter mode: count up.

6.2.3. Block diagram

[Figure 6-3. FRC block diagram](#page-83-0) provides details on the internal configuration of the FRC.

Figure 6-3. FRC block diagram

6.2.4. Function overview

Clock source

The FRC can only be clocked by the 25MHz internal timer clock, which is from the source named CK_TIMER_FREERUN in RCU.

Up counting mode

The counter counts up continuously from 0 to 0xFFFFFFFF and the counter frequency is 25MHz. Once the counter reaches the maximum, the counter recounts from 0. The FRC does not generate interrupts. If a chip-level reset occurs, the counter is initialized to 0.

The current count value can be read from FRC_CNT register.

The counter can take up to 160 ns to clear after a reset event.

6.2.5. Registers definition

Free-Running Counter base address: 0x0000 3808

Counter Register (FRC_CNT)

Address offset: 0x00 Reset value: 0x0000 0000

7. PDI Wrapper

In the GD EtherCAT, EXMC and SPI SLAVE are packaged into a wrapper for system integration. The PDI wrapper Used for data selection between SPI and EXMC. Internal integration of two asynchronous FIFOs, both 16X32bit. The SPI SLAVE and EXMC have only one work at the same time, which is selected by the pad of MCU_PDITYPE.

Only one of SPI SLAVE and EXMC is valid at the same time. SPI SLAVE or EXMC accesses registers through AHB channel and accesses CORE ram data through ASYNC RDFIFO and ASYNC WRFIFO. EXMC also has the same data path as SPI SLAVE.

The pad of MCU_PDITYPE select the working access interface module. When the pad of MCU PDITYPE is 0, only the SPI SLAVE can access internal data. When the pad of MCU_PDITYPE is 1, only EXMC can access internal data.

PDI_CLK provides the clock for SPI_SLAVE, EXMC, and ASYNC_FIFO. When the pad of MCU_PDITYPE is 0, PDI_CLK comes from SPI_SCK. When the pad of MCU_PDITYPE is 1, PDI_CLK comes from EXMC_CLK. HCLK is a 100MHz system clock that provides clocks for ASYNC_FIFO, SPI_SLAVE, and EXMC.

7.1. SPI / QSPI / OSPI slave

7.1.1. Overview

The EtherCAT support SPI / QSPI / OSPI slave module.

7.1.2. Characteristics

- Supports a maximum SPI clock rate of 100Mhz.
- Only support slave mode.
- All samples are sampled along the rising edge.
- Supports FIFO buffer access.

7.1.3. Block diagram

The block diagram of SPI is shown in *[Figure 7-2. Block diagram of SPI](#page-86-0)***.**

Figure 7-2. Block diagram of SPI

7.1.4. SPI signal description

Pin description

The SPI / QSPI slave module contain 2 kinds of pin mode: 4-wire mode and 6-wire mode. All modes contain common pins, SCK and CS.

Table 7-1. 4-wire mode

Table 7-2. 6-wire mode

Table 7-3. OSPI 8-line mode

SIO7

Inout pin, receive SPI / QSPI master data and transmit data to SPI / QSPI master data

7.1.5. SPI/QSPI/OSPI slave controller

Function overview

The SPI slave interface can access registers and FIFOs with fewer pins. Single, Dual and Quad bit lanes are supported in SPI mode with a clock rate of up to 100 MHz. QSPI mode always uses four bit lanes and also operates at up to 80 MHz.OSPI mode always uses eight bit lanes and also operates at up to 80MHz.

Function description

The following is an overview of the functions provided by the SPI/ QSPI/OSPI Client:

- Fast Read: 4-wire (clock, select, data in and data out) reads at up to 80 MHz. Serial command, address and data. Dummy byte(s) for first access. Single and multiple register reads with incrementing, decrementing or static addressing.
- Dual / Quad Output Read: 4 or 6-wire (clock, select, data in / out) reads at up to 80 MHz. Serial command and address, parallel data. Dummy byte(s) for first access. Single and multiple register reads with incrementing, decrementing or static addressing.
- Dual / Quad I/O Read: 4 or 6-wire (clock, select, data in / out) reads at up to 80 MHz. Serial command, parallel address and data. Dummy byte(s) for first access. Single and multiple register reads with incrementing, decrementing or static addressing.
- QSPI Read: 6-wire (clock, select, data in / out) writes at up to 80 MHz. Parallel command, address and data. Dummy byte(s) for first access. Single and multiple register reads with incrementing, decrementing or static addressing.
- OSPI Read: 10-wire (clock, select, data in / out) writes at up to 80 MHz. Parallel command, address and data. Dummy byte(s) for first access. Single and multiple register reads with incrementing, decrementing or static addressing.
- Write: 4-wire (clock, select, data in and data out) writes at up to 80 MHz. Serial command, address and data. Single and multiple register writes with incrementing, decrementing or static addressing.
- Dual / Quad Data Write: 4 or 6-wire (clock, select, data in / out) writes at up to 80 MHz. Serial command and address, parallel data. Single and multiple register writes with incrementing, decrementing or static addressing.
- Dual / Quad Address / Data Write: 4 or 6-wire (clock, select, data in / out) writes at up to 80 MHz. Serial command, parallel address and data. Single and multiple register writes with incrementing, decrementing or static addressing.
- QSPI Write: 6-wire (clock, select, data in / out) writes at up to 80 MHz. Parallel command, address and data. Single and multiple register writes with incrementing, decrementing or static addressing.

■ OSPI Write: 10-wire (clock, select, data in / out) writes at up to 80 MHz. Parallel command, address and data. Single and multiple register writes with incrementing, decrementing or static addressing.

Operation description

Input data on the IO [7:0] pins is sampled on the rising edge of the SCK input clock. Output data is sourced on the IO [7:0] pins with the falling edge of the clock. The SCK input clock can be either an active high pulse or an active low pulse. When the CS chip select input is high, the IO [7:0] inputs are ignored and the IO [7:0] outputs are three stated.

In SPI mode, the 8-bit instruction is started on the first rising edge of the input clock after CS goes active. The instruction is always input serially on I / IO0.

For read and write instructions, two address bytes follow the instruction byte. Depending on the instruction, the address bytes are input either serially, or 2 or 4 bits per clock. Although all registers are accessed as DWORDs, the address field is considered a byte address. bits 15 and 14 of the address field specifies that address is auto-decremented (10b) or autoincremented (01b) for continuous accesses. (if accessing inner fifo, bits 15 and 14 will be ignored)

For all read instructions, dummy byte cycles follow the address bytes. The device does not drive the outputs during the dummy byte cycles. The dummy byte(s) are input either serially, or 2 or 4 or 8 bits per clock. The data is input either serially, or 2 or 4 bits per clock.

For read and write instructions, one or more 32-bit data fields follow the dummy bytes (if present, else they follow the address bytes). The data is input either serially, or 2 or 4 or 8 bits per clock.

QSPI mode is entered from SPI with the Enable Quad I/O (EQIO) instruction. Once in QSPI mode, all further command, addresses, dummy bytes and data bytes are 4 bits per clock. QSPI mode can be exited using the Reset Quad I/O (RSTQIO) instruction.

OSPI mode is entered from SPI with the Enable Octa I/O (EOIO) instruction. Once in OSPI mode, all further command, addresses, dummy bytes and data bytes are 8 bits per clock. OSPI mode can be exited using the Reset Octa I/O (RSTQIO) instruction

All instructions, addresses and data are transferred with the most-significant bit (msb) or dibit (msd) or nibble (msn) first. Addresses are transferred with the most-significant byte (MSB) first. Data is transferred with the least-significant byte (LSB) first (little endian).

The SPI interface supports up to a 100 MHz input clock. (exception: for the QSPI instruction, the number of accessed data bytes is 4 with 100Mhz. if master want to access more data bytes, master could use lower speed (less than or equal to 60Mhz))

The SPI interface supports a minimum time of 50 ns between successive commands (a minimum CS inactive time of 50 ns).

The instructions supported in SPI mode are listed in *Table 7-4. [SPI instructions](#page-90-0)*. QSPI instructions are listed in *Table 7-5. [QSPI instruction](#page-90-1)***Table 7-5. [QSPI instruction](#page-90-1)**. Unsupported instructions are must not be used.

Table 7-4. SPI instructions

Table 7-5. QSPI instruction

Table 7-6. OSPI instruction

Note: The bit width format is: command bit width, address / dummy bit width, data bit width. For example, 1-2-4 means command uses 1 line, address/dummy uses 2 lines, data uses 4 lines.

SPI configuration commands

Enable QSPI

The enable QSPI instruction changes the mode of operation to QSPI. This instruction is supported in SPI bus protocol only with clock frequencies up to 80 MHz. This instruction is not supported in QSPI bus protocol.

The SPI client interface is selected by first bringing CS active. The 8-bit EQIO instruction, 38h, is input into the I / IO [0] pin one bit per clock. The CS input is brought inactive to conclude the cycle.

[Figure 7-3. Enable QSPI](#page-91-0) illustrates the Enable QSPI instruction.

Figure 7-3. Enable QSPI

Enable OSPI

The Enable OSPI instruction changes the mode of operation to OSPI. This instruction is supported in SPI bus protocol only with clock frequencies up to 80 MHz. This instruction is not supported in OSPI bus protocol.

The SPI client interface is selected by first bringing CS active. The 8-bit EOIO instruction, 3Ah, is input into the I / IO[0] pin one bit per clock. The CS input is brought inactive to conclude the cycle.

[Figure 7-4. Enable OSPI](#page-92-0) illustrates the Enable OSPI instruction.

Reset QSPI

The Reset QSPI / OSPI instruction changes the mode of operation to SPI. This instruction is supported in SPI / QSPI / OSPI bus protocols with clock frequencies up to 80 MHz.

The SPI / QSPI / OSPI client interface is selected by first bringing CS active. The 8-bit RSTQIO instruction, FFh, is input into the I / IO[0] pin, one bit per clock, in SPI mode and into the IO[3:0] pins, four bits per clock, in QSPI mode. The CS input is brought inactive to conclude the cycle.

[Figure 7-5. SPI MODE RESET SPI](#page-93-0) illustrates the Reset SPI instruction for SPI mode.

[Figure 7-6. QSPI MODE RESET QSPI](#page-93-1) illustrates the Reset QSPI instruction for QSPI mode.

[Figure 7-7. OSPI MODE RESET OSPI](#page-93-2) illustrates the Reset OSPI instruction for OSPI mode.

Figure 7-5. SPI MODE RESET SPI

Figure 7-6. QSPI MODE RESET QSPI

Figure 7-7. OSPI MODE RESET OSPI

SPI READ COMMANDS

Various read commands are support by the SPI / QSPI client. The following applies to all read commands.

MULTIPLE READS

Additional reads, beyond the first, are performed by continuing the clock pulses while CS is active. The upper two bits of the address specify auto-incrementing (address[15:14]=01b) or auto-decrementing (address[15:14]=10b). The internal DWORD address is incremented, decremented, or maintained based on these bits. Maintaining a fixed internal address is useful for register polling.

READ

The Read instruction inputs the instruction code and the address and dummy bytes one bit per clock and outputs the data one bit per clock. In QSPI mode, the instruction code and the address and dummy bytes are input four bits per clock and the data is output four bits per clock. This instruction is supported in SPI and QSPI bus protocols with clock frequencies up to 80 MHz.

The SPI/QSPI/OSPI client interface is selected by first bringing CS active. For SPI mode, the 8-bitREAD instruction, 0Bh, is input into the I / IO [0] pin, followed by the two address bytes and 1 dummy byte. For QSPI mode, the 8-bit FASTREAD instruction is input into the IO [3:0] pins, followed by the two address bytes and 3 dummy bytes. The address bytes specify a BYTE address within the device. For OSPI mode, the 8-bit FASTREAD instruction is input into the IO [7:0] pins, followed by the two address bytes and 8 dummy bytes. The address bytes specify a BYTE address within the device.

On the falling clock edge following the rising edge of the last dummy bit (or nibble), the O / IO [1] pin is driven starting with the msb of the LSB of the selected register. For QSPI mode, IO [3:0] are driven starting with the msn of the LSB of the selected register. For OSPI mode, IO [7:0] are driven starting with the msn of the LSB of the selected register. The remaining register bits are shifted out on subsequent falling clock edges.

The CS input is brought inactive to conclude the cycle. The O / IO [7:0] pins are three-stated at this time.

[Figure 7-8. SPI READ](#page-95-0) illustrates a typical single and multiple register fast read for SPI mode.

[Figure 7-9. QSPI READ](#page-95-1) illustrates a typical single and multiple register fast read for QSPI mode.

[Figure 7-10. OSPI READ](#page-96-0) illustrates a typical single and multiple register fast read for OSPI mode.

Dual Output Read

The SPI Dual Output Read instruction inputs the instruction code and the address and dummy bytes one bit per clock and outputs the data two bits per clock. This instruction is supported in SPI bus protocol only with clock frequencies up to 80 MHz. This instruction is not supported in QSPI bus protocol.

The SPI client interface is selected by first bringing CS active. The 8-bit SDOR instruction, 3Bh, is input into the IO [0] pin, followed by the two address bytes and 1 dummy byte. The address bytes specify a BYTE address within the device.

On the falling clock edge following the rising edge of the last dummy di-bit, the IO [1:0] pins are driven starting with the msbs of the LSB of the selected register. The remaining register di-bits are shifted out on subsequent falling clock edges.

The CS input is brought inactive to conclude the cycle. The IO [1:0] pins are three-stated at this time.

[Figure 7-11. SPI DUAL OUTPUT READ](#page-97-0) illustrates a typical single and multiple register dual output read.

QUAD Output Read

The SPI Quad Output Read instruction inputs the instruction code and the address and dummy bytes one bit per clock and outputs the data four bits per clock. This instruction is supported in SPI bus protocol only with clock frequencies up to 80 MHz. This instruction is not supported in QSPI bus protocol.

The SPI client interface is selected by first bringing CS active. The 8-bit SQOR instruction, 6Bh, is input into the IO [0] pin, followed by the two address bytes and 1 dummy byte. The address bytes specify a BYTE address within the device.

On the falling clock edge following the rising edge of the last dummy bit, the IO [3:0] pins are driven starting with the msn of the LSB of the selected register. The remaining register nibbles are shifted out.

The CS input is brought inactive to conclude the cycle. The IO [3:0] pins are three-stated at this time.

[Figure 7-12. SPI QUAD OUTPUT READ](#page-98-0) illustrates a typical single and multiple register quad output read.

Dual I/O Read

The SPI Dual I/O Read instruction inputs the instruction code one bit per clock and the address and dummy bytes two bits per clock and outputs the data two bits per clock. This instruction is supported in SPI bus protocol only with clock frequencies up to 80 MHz. This instruction is not supported in QSPI bus protocol.

The SPI client interface is selected by first bringing CS active. The 8-bit SDIOR instruction, BBh, is input into the IO [0] pin, followed by the two address bytes and 2 dummy bytes into the IO [1:0] pins. The address bytes specify a BYTE address within the device.

On the falling clock edge following the rising edge of the last dummy di-bit, the IO [1:0] pins are driven starting with the msbs of the LSB of the selected register. The remaining register di-bits are shifted out on subsequent falling clock edges.

The CS input is brought inactive to conclude the cycle. The IO [1:0] pins are three-stated at this time.

Figure [7-13. SPI DUAL I/O READ](#page-99-0) illustrates a typical single and multiple register dual I/O

read.

Figure 7-13. SPI DUAL I/O READ

Quad I/O Read

The SPI Quad I/O Read instruction inputs the instruction code one bit per clock and the address and dummy bytes four bits per clock and outputs the data four bits per clock. This instruction is supported in SPI bus protocol only with clock frequencies up to 80 MHz. This instruction is not supported in QSPI bus protocol.

The SPI client interface is selected by first bringing CS active. The 8-bit SQIOR instruction, EBh, is input into the IO [0] pin, followed by the two address bytes and 4 dummy bytes into the IO [3:0] pins. The address bytes specify a BYTE address within the device.

On the falling clock edge following the rising edge of the last dummy nibble, the IO [3:0] pins are driven starting with the msn of the LSB of the selected register. The remaining register nibbles are shifted out on subsequent falling clock edges.

The CS input is brought inactive to conclude the cycle. The IO [3:0] pins are three-stated at this time.

Figure [7-14. SPI QUAD I/O READ](#page-100-0) illustrates a typical single and multiple register dual output read.

Figure 7-14. SPI QUAD I/O READ

SPI WRITE COMMANDS

Multiple write commands are support by the SPI/QSPI client. The following applies to all write commands.

MULTIPLE WRITES

Multiple reads are performed by continuing the clock pulses and input data while CS is active. The upper two bits of the address specify auto-incrementing (address[15:14]=01b) or autodecrementing (address[15:14]=10b). The internal DWORD address is incremented, decremented, or maintained based on these bits. Maintaining a fixed internal address may be useful for register "bit-banging" or other repeated writes.

Write

The Write instruction inputs the instruction code and address and data bytes one bit per clock. In QSPI mode, the instruction code and the address and data bytes are input four bits per clock. This instruction is supported in SPI and QSPI bus protocols with clock frequencies up

to 80 MHz.

The SPI/QSPI client interface is selected by first bringing CS active. For SPI mode, the 8-bit WRITE instruction, 02h, is input into the I / IO [0] pin, followed by the two address bytes. For QSPI mode, the 8-bit WRITE instruction, 02h, is input into the IO [3:0] pins, followed by the two address bytes. For OSPI mode, the 8-bit WRITE instruction, 02h, is input into the IO [7:0] pins, followed by the two address bytes. The address bytes specify a BYTE address within the device.

The data follows the address bytes. For SPI mode, the data is input into the I / IO [0] pin starting with the msb of the LSB. For QSPI mode the data is input nibble wide using IO [3:0] starting with the msn of the LSB. For OSPI mode the data is input nibble wide using IO [7:0] starting with the msn of the LSB. The remaining bits/ nibbles are shifted in on subsequent clock edges. The data write to the register occurs after the 32-bits are input. In the event that 32-bits are not written when the CS is returned high, the write is considered invalid and the register is not affected.

The CS input is brought inactive to conclude the cycle.

Figure [7-15. SPI WRITE](#page-101-0) illustrates a typical single and multiple register write for SPI mode.

Figure [7-16. QSPI WRITE](#page-102-0) illustrates a typical single and multiple register write for QSPI mode.

Figure [7-17. OSPI WRITE](#page-102-1) illustrates a typical single and multiple register write for OSPI mode.

Figure 7-15. SPI WRITE

Dual Data Read

The SPI Dual Data Write instruction inputs the instruction code and address bytes one bit per clock and inputs the data two bits per clock. This instruction is supported in SPI bus protocol only with clock frequencies up to 80 MHz. This instruction is not supported in QSPI bus protocol.

The SPI client interface is selected by first bringing CS active. The 8-bit SDDW instruction, 32h, is input into the IO [0] pin, followed by the two address bytes. The address bytes specify a BYTE address within the device. The data follows the address bytes. The data is input into the IO [1:0] pins starting with the msbs of the LSB. The remaining di-bits are shifted in on subsequent clock edges. The data write to the register occurs after the 32-bits are input. In the event that 32-bits are not written when the CS is returned high, the write is considered invalid and the register is not affected.

The CS input is brought inactive to conclude the cycle.

[Figure 7-18. SPI DUAL DATA WRITE](#page-103-0) illustrates a typical single and multiple register dual data write.

Figure 7-18. SPI DUAL DATA WRITE

Quad Data Read

The SPI Quad Data Write instruction inputs the instruction code and address bytes one bit per clock and inputs the data four bits per clock. This instruction is supported in SPI bus protocol only with clock frequencies up to 80 MHz. This instruction is not supported in QSPI bus protocol.

The SPI slave interface is selected by first bringing CS active. The 8-bit SQDW instruction, 62h, is input into the IO[0] pin, followed by the two address bytes. The address bytes specify a BYTE address within the device.

The data follows the address bytes. The data is input into the IO[3:0] pins starting with the msn of the LSB. The remaining nibbles are shifted in on subsequent clock edges. The data write to the register occurs after the 32-bits are input. In the event that 32-bits are not written when the CS is returned high, the write is considered invalid and the register is not affected.

The CS input is brought inactive to conclude the cycle.

[Figure 7-19. SPI QUAD DATA WRITE](#page-104-0) illustrates a typical single and multiple register quad data write.

Figure 7-19. SPI QUAD DATA WRITE

Dual Address / Data Write

The SPI Dual Address / Data Write instruction inputs the instruction code one bit per clock and the address and data bytes two bits per clock. This instruction is supported in SPI bus protocol only with clock frequencies up to 80 MHz. This instruction is not supported in QSPI bus protocol.

The SPI client interface is selected by first bringing CS active. The 8-bit SDADW instruction, B2h, is input into the IO[0] pin, followed by the two address bytes into the IO[1:0] pins. The address bytes specify a BYTE address within the device.

The data follows the address bytes. The data is input into the IO[1:0] pins starting with the msbs of the LSB. The remaining di-bits are shifted in on subsequent clock edges. The data write to the register occurs after the 32-bits are input. In the event that 32-bits are not written when the CS is returned high, the write is considered invalid and the register is not affected.

The CS input is brought inactive to conclude the cycle.

[Figure 7-20. SPI DUAL ADDRESS / DATA WRITE](#page-106-0) illustrates a typical single and multiple register dual address / data write.

Figure 7-20. SPI DUAL ADDRESS / DATA WRITE

Quad Address / Data Write

The SPI Quad Address / Data Write instruction inputs the instruction code one bit per clock and the address and data bytes four bits per clock. This instruction is supported in SPI bus protocol only with clock frequencies up to 80 MHz. This instruction is not supported in QSPI bus protocol.

The SPI client interface is selected by first bringing CS active. The 8-bit SQADW instruction, E2h, is input into the IO[0] pin, followed by the two address bytes into the IO[3:0] pins. The address bytes specify a BYTE address within the device.

The data follows the address bytes. The data is input into the IO[3:0] pins starting with the msn of the LSB. The remaining nibbles are shifted in on subsequent clock edges. The data write to the register occurs after the 32-bits are input. In the event that 32-bits are not written when the CS is returned high, the write is considered invalid and the register is not affected.

The CS input is brought inactive to conclude the cycle.

[Figure 7-21. SPI QUAD ADDRESS / DATA WRITE](#page-107-0) illustrates a typical single and multiple register quad address / data write.

SPI Quad Address/Data Write Multiple Register

Address Data 1

D7 | D3 | D15 | D11 | D23

A3

A11

A7

SPI WAKE UP SYSTEM

 $\mathsf{SIO1}\longrightarrow$ dec

When Chip has entered Low Power mode, User can access ByteTest and READY register to exit Low Power Mode by SPI/QSPI/OSPI.

To determine when the host interface is functional, the Byte Order Test Register (BYTE_TEST) should be polled. Once the correct pattern is read, the interface can be considered functional. At this point, the Device Ready (READY) register can be polled to determine when the device is fully awake.

SPI ACCESS FIFO

SPI/QSPI/OSPI supports access to registers and FIFO. In the process of accessing FIFO, users need to ensure that FIFO are not out of the boundary during access, otherwise data loss will occur.

D7 | D3 | \cdots | D19 | D31 | D27

Data m+1

Data m

D₁₉ | D₃₁ | D₂₇

The BUS module provides some FIFO Count registers, PRAM_RD_AVAIL_CNT, PRAM_WR_AVAIL_CNT, which can be read out through SPI bus. When the user reads TXFIFO, the number of read data should be less than or equal to PRAM_RD_AVAIL_CNT. When the user writes RXFIFO, the number of write data should be less than or equal to PRAM_WR_AVAIL_CNT.

When reading TXFIFO, it is recommended to read PRAM_RD_AVAIL_CNT first and then read PRAM_RD_AVAIL_CNT data in TXFIFO.

When writing RXFIFO, it is recommended to read PRAM_WR_AVAIL_CNT first, and write PRAM_WR_AVAIL_CNT data to RXFIFO.

7.2. External memory controller (EXMC)

7.2.1. Overview

The EXMC module provides an interface to connect the EXMC module in the MCU and the ESC sub controller. It can convert the signal of EXMC into the signal of AHB to realize the data transmission between MCU and ESC.

7.2.2. Characteristics

- Convert the EXMC signal to the AHB signal to access the ESC CCTL
- Convert EXMC signals into FIFO read and write signals to access ESC kernel PDRAM.
- support EXMC multiplexing mode:8-bit and 16-bit; AHB: 8-bit, 16-bit and 32-bit.
- Support host MCU clock up to 200M and sub ESC clock up to 80M.
- Support manual device wake-up via EXMC.

7.2.3. Function overview

Block diagram

EXMC is the combination of five modules: The AHB bus interface, EXMC configuration registers, NOR/PSRAM controller and external device interface. AHB clock (HCLK) is the reference clock.

Figure 7-22. The EXMC block diagram

Basic transmission

EXMC_NOR supports both async and sync modes. Async mode is used to access the ESC CCTL, sync mode is used to access the asynchronous FIFO and configure the MCU and ESC clock ratio before EXMC_NOR is used for the first time. The EXMC_NOR module samples the address sent by the MCU and determines whether the current transmission is asynchronous or synchronous based on the address range.

Async mode

In async mode, all EXMC inputs change at the rising edge of the host MCU's HCLK, and ESC synchronizes these signals with the system clock. Therefore, the host needs to hold these signals for enough time to ensure that the sampling is correct.

The async mode is used to access core ESC CCTL and system ESC CCTL. Each EXMC transfer can be 8-bit or 16-bit, and supports conversion to 8-bit, 16-bit, 32-bit AHB transfer.

Table 7-7. EXMC pin and description

The host MCU will send address and data to ESC through EXMC. The address establishment time ASET and data establishment time DSET are four slave system clock periods, and the address hold time AHLD is one slave system clock period to ensure correct address and data sampling. wdata samp wait cyc can be used at different host and slave frequencies to increase the sampling wait time for writing data. An AHB transfer is initiated when the address and data are sampled. In GPIO, EXMCTYPE and EXMCHSIZE can be configured to determine the data bit width of EXMC and AHB. EXMCTYPE=1 is the 16-bit mode of EXMC, and EXMCTYPE=0 is the 8-bit mode. HSIZE is configured in the SYSCFG module. hsize=00, 01, and 10 correspond to AHB8, 16, and 32 bits respectively.

EXMC_NOR automatically determines when to convert the AHB transmission based on the bit width of EXMC and AHB, for example

When initiating a write transmission with EXMCTYPE=0 and AHB as 32-bit, EXMC_NOR will complete the AHB signal conversion after the fourth data transmission.

When a EXMCTYPE=0, AHB 32-bit read transfer is initiated, the data is read from the AHB bus when the first EXMC transfer is initiated, and 8 bits of data are transmitted to the EXMC_NOR host in each of the four transactions.

[Figure 7-23. Asynchronous write transmission](#page-111-0) shows a 16-bit EXMC write operation converted to a 16-bit AHB write operation. When EXMC_NOR samples the address from the host, pull down the NWAIT signal, so that after entering the data stage, the host MCU can sample the NWAIT signal to maintain the waiting state, and when the AHB transmission ends, EXMC_NOR releases NWAIT. After NWAIT is released, the system clock release write function EXMC_NWE is enabled for three hosts, and then the system clock release chip select signal EXMC_NE is enabled.

[Figure 7-24. Asynchronous read transmission](#page-111-1) shows the timing diagram of asynchronous read transmission. The nwait mechanism and DSET configuration are mutually exclusive. When nwait is pulled up during the creation of read data transfer, EXMC_NOE will extend the system clock of the host by 4 hosts after nawit is pulled up, regardless of the configuration of DSET.

[Figure 7-25. back-to-back transfers with nwait included](#page-112-0) shows back-to-back transfers with nwait included.

EXMC_D[15:0]	addr[15:0]		data[15:0]	addr[15:0]	data[15:0]	
EXMC_NE						
EXMC_NL(NADV)						
EXMC_NOE						
EXMC_NWE						
EXMC_NWAIT					4 HCLK	
	Address Setup Time (ASET HCLK)	Address Hold Time (AHLD HCLK)	Data Setup Time (DSET HCLK)			

Figure 7-25. back-to-back transfers with nwait included

Sync mode

EXMC_NOR utilizes sync mode to access the asynchronous FIFO that sends data to the ESC core. In sync mode, all signals sent by the MCU change along the falling edge of the EXMC_CLK provided by the MCU. When the FIFO is full or read empty, the nwait signal is used to hold the MCU signal, so that the signal of nwait pulling down the beat is invalid.

[Figure 7-26. Write transmission in sync mode](#page-112-1) shows the write transmission in sync mode. EXMC write data is sampled 5 cycles after the address is sampled. Every two EXMC writes are spliced into a 32bit data, and FIFO writes are enabled to complete FIFO writes.

[Figure 7-27. Read transmission in sync mode](#page-113-0) shows the read transmission in sync mode. When the address is sampled, the host MCU starts to sample EXMC read data six cycles later. In 16-bit mode, the read data of each FIFO is split into two 16-bit data sent successively from EXMC_NOR.

Figure 7-27. Read transmission in sync mode

Usage process

Before using EXMC_NOR, you need to poll *[Process data interface reference value](#page-36-0)* **[register \(PMU_PDIREFVAL\)](#page-36-0)** to check whether EXMC_NOR is available. If the unique value is 0x87654321, EXMC_NOR can be used normally. Then poll the READY bit in PMU module. When the bit is set to 1, the entire device is ready for use.

Before using the EXMC_NOR interface to access the registers and FIFO inside the device for the first time, the ratio of the host MCU system clock to the slave clock needs to be written in synchronous mode to the MCU_HCLK_FREQ register in the SYSCFG module. In synchronous mode, the system initiates a write transmission with the address: 0x3902, and the data: clock ratio. Then, data can be read and written in asynchronous mode and synchronous mode.

Wake up function

When ESC enters low-power mode D1, D2H or D3, EXMC_NOR can be used to manually wake up the device by initiating a write operation to register BYTE TEST through the EXMC_NOR interface. The AHLD of EXMC needs to be extended to 3 host MCU system clocks during this operation. After sending the wake up operation, you can determine whether EXMC_NOR and the entire device are available by polling *[Process data interface reference](#page-36-0) [value register \(PMU_PDIREFVAL\)](#page-36-0)* and *[Control register 0 \(PMU_CTL0\)](#page-34-0)* Bit0 in *[Usage](#page-113-1) [process](#page-113-1)*.

8. Ethernet PHYS

8.1. Overview

GDSCN contains PHYs A and B, there are identical in functionality. The PHY A connects to the EtherCAT port 0 or 2. The PHY B connects to EtherCAT port 1. These PHYs interface with their respective MAC via an internal MII interface. The PHYs comply with the IEEE 802.3 Physical Layer for Twisted Pair Ethernet and can be configured for full duplex 100 Mbps (100BASE-TX) Ethernet operation. All PHYs registers follow the IEEE 802.3 specified MII management register set and are fully configurable.

8.2. Characteristics

- Fully IEEE 802.3 100 Base-TX compliant and supports EEE
- Auto negotiation and parallel detection capability for automatic speed and duplex selection
- Supports MII interfaces
- Auto polarity correction in 10Base-T
- Supports Auto-MDIX function for Plug-n-Play
- Programmable loopback mode for diagnostic
- Supports programmable LED output for different applications power on LED Self-Test
- Supports WOL(Wake-On-Lan) functionality

Figure 8-1.PHY functional block diagram

8.3. Functional Overview

8.3.1. Operation Mode

100BASE-TX: In the transmitter, the data stream from the MAC interfaces is 4B/5B encoded, serialized, scrambled, and coded with a MLT3 encoder. In the receiver, the data stream from the medium is recovered, decoded from MLT3, descrambled, parallelized, and 5B/4B decoded into 4-bit data.

When there's no data to be transmitted, the system informs its link partner with Low Power Idle (LPI) signaling and then enter transmitter power-saving mode. On the other hand, when receiving the LPI signal from the link partner, the system enters receiver power-saving mode. Only periodical signaling is used to keep the link alive.

8.3.2. MII Interface

The Media Independent Interface (MII) is an interface, defined in IEEE 802.3u, between the MAC and PHY. The clock rate is equal to 2.5MHz for 10Mbps transmission and 25MHz for 100Mbps transmission. The MAC transmits and receivers data synchronously with TXCLK and RXCLK which are generated by PHY.

TXEN is asserted, TXD[3:0] is accepted for transmission by the PHY. Assertion of TXER while TXEN is asserted indicates transmit coding error. The combination of TXEN de-asserted, TXER asserted, and TXD[3:0] equal to 0001 shows a request to enter (or remain) in low power state. TXEN, TXER and TXD[3:0] are synchronously sampled with TXCLK.

When RXDV is asserted, RXD[3:0] transfer the recovered data from the PHY to MAC. Assertion of RXER indicates a receive error. The combination of RXDV de-asserted, RXER asserted, and RXD[3:0] equal to 0001 informs it's LPI client (say MAC) that the link partner is in the low power state. CRS is asserted when the PHY is transmitting or receiving. COL is asserted when the PHY detects a collision. RXDV, RXER and RXD are synchronous with RXCLK.

8.3.3. SMI Interface

The Serial Management Interface (SMI) can be used to transfer control and status information between the Station Management (STA) and the PHY. Users can also access the internal register settings of the PHY with SMI. The MDIO is a bidirectional signal, mainly composed of command (r/w) field and data field, and synchronous with MDC. The MDIO pin should be pulled-up when there's no driving signal.

8.3.4. Automatic MDI/MDIX and Polarity Configuration

Automatic MDI/MDIX configuration is intended to eliminate the need for external crossover cables between two devices. PHY can do MDI/MDIX configuration automatically so that transmission and reception work normally. The MDI/MDIX configuration can also be determined by setting the register manually.

PHY can correct the polarity errors on the pairs of cable automatically.

8.3.5. Loopback Modes

The loopback mode provides a diagnostic function to perform the transmission and reception, so it can tests the transmit and receive data paths.

8.3.6. Wake-On-LAN

Wake-On-LAN is implemented using a special network message called a magic packet. The magic packet contains the MAC address of the destination device. The listening device waits for a legal magic packet addressed to it and then activates system wake-up procedure.

When Wake-on-Lan function is enabled, the PHY will send a interrupt after a legal magic packet is received.

8.3.7. LED Modes

There are 3 LED interface used to control LED status for link status, speed and duplex mode indicating.

There are two LED connection type: high-active and low-active, showed *[Figure 8-2. LED](#page-117-0) [connect diagram](#page-117-0)* below:

Figure 8-2. LED connect diagram

Once led interface is connected as high-active type, the interface PHY_LED_POL should be tied to zero.

Once led interface is connected as low-active type, the interface PHY_LED_POL should be tied to one.

The LED status information is defined as below:

- \blacksquare Link LED:
	- ‐ on: Link is up
	- off: Link is down
	- flush: Data transmission
- Speed LED:
	- ‐ on: 100M
	- $off: 10M$
	- flush: N/A
- Duplex LED:
	- ‐ on: Full duplex
	- off: Half duplex
	- flush: Collision

The flush period of LED is 33 milliseconds.

8.3.8. LPI Signaling

When the LPI client issues a LPI request, the PHY transmits Sleep symbols to inform its link partner that the local PHY is going to enter the LPI state. The PHY enters LPI state after transmitting Sleep symbols. During the LPI state, only Refresh symbols is transmitted periodically. When the LPI client requests to leave the LPI state, the PHY transmits Wake symbols to ask the link partner to wake-up for further transmission.

When receiving the Sleep symbols from its link partner, the PHY knows that the remote PHY is going to enter the LPI state. After the remote PHY stops transmitting, the local PHY can

turn off some circuits to save power. During the LPI state, the PHY uses Refresh symbols to update its filter coefficients and adjust timing. When receiving Wake symbols from its link partner, the PHY goes back to normal operation from LPI state before a specified recovery time.

8.4. PHY Register definition

8.4.1. Page 0 Registers

PHY control Register (PHY_MII_CTL)

Address offset: 0x00 Reset value: 0x3100

e and the contract of the GDSCN832xx User Manual

4:0 Reserved Must be kept at reset value.

PHY status Register (PHY_MII_STATUS)

Address offset: 0x01

Reset value: 0x79C9

GigaDevice **GDSCN832xx User Manual**

Bits Fields Descriptions

15:0 PHY_ID [15:0] PHY ID bit [31-16]

OUI (bits 3-18). OUI =00-11-05

PHY Version Register (PHY_VER_REG)

Address offset: 0x03

Reset value: 0x1400

This register can be accessed by half-word(16-bit).

Auto-Negotiation Advertisement Register (PHY_AUTONEG_ADV)

Address offset: 0x04 Reset value: 0x0DE1

GigaDevice **GDSCN832xx User Manual**

Forced to 5'h01 all the time

Auto-Negotiation Link Partner(LP) Ability Register (PHY_LP_ABILITY)

Address offset: 0x05 Reset value: 0x0000

Auto-Negotiation Expansion Register (PHY_AUTONEG_EXP)

Address offset: 0x06 Reset value: 0x0064

Auto-Negotiation **Next** Page Transmit Register **(PHY_AUTONEG_NEXT_PAGE_TRANSMIT)**

Address offset: 0x07 Reset value: 0x2001

MMD Access Control Register (MMD_CTL)

Address offset: 0x0D Reset value: 0x0000

This register can be accessed by half-word(16-bit).

MMD Access Data Address Register (MMD_ADDR_DATA)

Address offset: 0x0E Reset value: 0x0000

15:0 ADDR_DATA[15:0] Address Data

When bit 13.15:14==0, address register Otherwise, data register

PHY Extended Status Register (PHY_EXTENDED_STATUS)

Address offset: 0x0F Reset value: 0x0000

This register can be accessed by half-word(16-bit).

 $r = r - r$ r r r r r

Interrupt Status Register (INT_STS)

Address offset: 0x10 Reset value: 0x0000

Bits Fields Descriptions 15 LNK_STS_CHG_INT Link Status Change INT 0: Normal 1: Link status change 14 MGC_PKT_DET_INT Magic Packet Detect INT 0: Normal 1: Magic packet detected 13 TX_LPI_RCV_INT TX LPI Received INT 0: Normal 1: TX LPI received 12 RX_LPI_RCV_INT RX LPI Received INT Mask 0: Normal 1: RX LPI received 11:0 Reserved Must be kept at reset value.

Interrupt Mask Register (INT_MASK)

Address offset: 0x11 Reset value: 0x0000

Loopback Control Register (PHY_LB_CTL)

Address offset: 0x12 Reset value: 0x0000

Only valid when internal EPHY used.

6:0 Reserved Must be kept at reset value.

PHY Global Configuration Register (PHY_GLOBAL_CONFIG)

Address offset: 0x13

Reset value: 0x0102

MAC Address Register 0 (RG_MAC_AADR_0)

Address offset: 0x16 Reset value: 0x0000

This register can be accessed by half-word(16-bit).

MAC Address Register 1 (RG_MAC_AADR_1)

Address offset: 0x17 Reset value: 0x0000

15:8 MAC_ADDR_BYTE2[7:0] MAC Address Byte 2 in Transmission Order

7:0 MAC_ADDR_BYTE3[7:0] MAC Address Byte 3 in Transmission Order

MAC Address Register 2 (RG_MAC_AADR_2)

Address offset: 0x18 Reset value: 0x0000

This register can be accessed by half-word(16-bit).

PHY Status Register (PHY_STATUS)

Address offset: 0x19

Reset value: 0x0800

1: Link Up 0: Link Down

7:0 RG_WOL_PASSWORD_BYTE5[7:0] SecureON Password Byte 5 in Transmission Order

Page Selection Register (PHY_PAGE_SEL)

Address offset: 0x1F Reset value: 0x003D

This register can be accessed by half-word(16-bit).

8.4.2. Page 1 Registers

EEE Configure Register (EEE_CFG)

Address offset: 0x17 Reset value: 0x0033

This register can be accessed by half-word(16-bit).

8.4.3. Page 2 Registers

10M Power Save Control Register (PHY_10M_PWRSAVE)

Address offset: 0x17

GigaDevice **GDSCN832xx User Manual**

Reset value: 0x04C8

This register can be accessed by half-word(16-bit).

Analog Transmit Data Test and Control Register (PHY_TXDATA_CTRL)

Address offset: 0x18 Reset value: 0x1000

8.4.4. Page 3 Registers

DSPSM Control Register (PHY_DSPSM_CTRL)

Address offset: 0x11

Reset value: 0x8510

8.4.5. Page 6 Registers

Analog ADC Control Register (PHY_ADC_CTL)

Address offset: 0x10 Reset value: 0x5563

Analog Pre-Gain and PLL Configuration Register (PHY_PGPLL_CTL)

Address offset: 0x12 Reset value: 0x0D00

This register can be accessed by half-word(16-bit).

Bits Fields Descriptions 15 Reserved Must be kept at reset value. 14 SELCKADT Test Mode ADC Clock Select This bit is only available when PHY is in AFE test mode, other than AFE test mode, writing value to this bit has no effect 1: Select CKADTEST as ADC input clock 0: Select RXCLK125 as ADC input clock 13:0 Reserved Must be kept at reset value.

8.4.6. Page 9 Registers

Embedded Packet Generator and Checker Command Register (EPGC_CMD)

Address offset: 0x10 Reset value: 0x0000

counter will hold, and followed start command will continue the current burst generation. In continue mode(RG_EPG_MODE[1:0]=2'b10), all the three commands are valid, and the pause command behavior will be the same with the stop command.

0 RG_EPG_GO Embedded Packet Generator Packet Generation Go Combined with RG_EPG_PAUSE to control packet generator, please refer to RG_EPG_PAUSE for the control command definition. Note: When in single mode and continue mode, this bit will be self-cleared when generation task is finished. When in continue mode, only write zero to this bit can clear it.

Embedded Packet Generator Packet Length (EPG_PKT_LEN)

Address offset: 0x11 Reset value: 0x0000

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit)

TX Total Packet Counter High Data (TX_PKT_CNT_HIGH)

Address offset: 0x17 Reset value: 0x0000

This register can be accessed by half-word(16-bit).

Bits Fields Descriptions

GigaDevice **GIGAL CONSCRIPTS** GDSCN832xx User Manual

This counter will be cleared by asserting RG_EPC_CLR_CNT

RX Total Packet Counter Low Data (RX_PKT_CNT_LOW)

This register can be accessed by half-word(16-bit).

r

8.4.7. MDIO Registers

PCS Control 1 Register (PCS_CTL_1)

Device Address: 0x3 Address offset: 0x00 Reset value: 0x0400

This register can be accessed by half-word(16-bit).

PCS Status 1 Register (PCS_STS_1)

Device Address: 0x3 Address offset: 0x01 Reset value: 0x0040

PCS Device Identifier (PCS_ID)

Device Address: 0x3 Address offset: 0x02 Reset value: 0x0044

This register can be accessed by half-word(16-bit).

PCS Device Version Register (PCS_VER)

Device Address: 0x3 Address offset: 0x03 Reset value: 0x1400

PCS Package Register 0 (PCS_PKG_0)

Device Address: 0x3 Address offset: 0x05 Reset value: 0x0089

Always 0 1 PMD/PMA_PST PMD/PMA Present In Package Always 0 0 CLAUSS22_REG_PST Auto-Negotiation Present In Package Always 1

PCS Package Register 1 (PCS_PKG_1)

Device Address: 0x3 Address offset: 0x06 Reset value: 0x0000

This register can be accessed by half-word(16-bit).

r r r

EEE Capability Register (EEE_CAP)

Device Address: 0x3 Address offset: 0x14 Reset value: 0x0003

AN Control Register (AN_CTL)

Device Address: 0x7 Address offset: 0x00

Reset value: 0x2000

Address offset: 0x01 Reset value: 0x0008

Auto-Negotiation Device Identifier (AN_ID)

Device Address: 0x7

Address offset: 0x02

Reset value: 0x0044

Auto-Negotiation Device Version Register (AN_VER)

Device Address: 0x7 Address offset: 0x03 Reset value: 0x1400

This register can be accessed by half-word(16-bit).

AN Package Register 0 (AN_PKG_0)

Device Address: 0x7 Address offset: 0x05 Reset value: 0x0089

AN Package Register 1 (AN_PKG_1)

Device Address: 0x7 Address offset: 0x06 Reset value: 0x0000

Auto-Negotiation Advertisement Register (AN_ADV)

Device Address: 0x7

Address offset: 0x10

GigaDevice **GDSCN832xx User Manual**

Reset value: 0x0DE1

Auto-Negotiation Link Partner Ability Register (AN_LP_ABILITY)

Device Address: 0x7 Address offset: 0x13 Reset value: 0x0000

Auto-Negotiation XNP Transmit Register (AN_XNP_TRANSMIT)

Device Address: 0x7 Address offset: 0x16

Reset value: 0x2001

This register can be accessed by half-word(16-bit).

Auto-Negotiation Link Partner XNP Ability Register (AN_LP_XNP_ABILITY)

Device Address: 0x7 Address offset: 0x19 Reset value: 0x0000

This register can be accessed by half-word(16-bit).

r

Bits Fields Descriptions 15 NP_RX[15:0] Next Page Received from Link Partner

Master-Slave Control Register (MS_CTL)

Device Address: 0x7

Address offset: 0x20 Reset value: 0x0000

This register can be accessed by half-word(16-bit).

Master-Slave Resolution Register (MS_STS)

Device Address: 0x7 Address offset: 0x21 Reset value: 0x0000

This register can be accessed by half-word(16-bit).

r r

13:0 Reserved **Reserved** Must be kept at reset value.

EEE Advertisement Register (EEE_ADV)

Device Address: 0x7 Address offset: 0x3C Reset value: 0x0003

9. EtherCAT

9.1. Overview

The GDSCN is an EtherCAT SubDevice Controller (ESC). It takes care of the EtherCAT communication as an interface between the EtherCAT fieldbus and the sub application, The GDSCN supports a wide range of applications. The EtherCAT controller has 8K bytes of Process Data RAM(PDRAM) and 8 Fieldbus memory management units (FMMUs), each of which performs the task of mapping logical addresses to physical addresses. The EtherCAT SubDevice controller also includes 8 SyncManagers that allow data exchange between the EtherCAT and the native application. The orientation and mode of operation of each SyncManager is configured by the EtherCAT main device. Two working modes are available: buffer mode and mailbox mode. In buffered mode, the μController and EtherCAT main can write devices simultaneously. The buffer in GDSCN always contains the latest data. If the new data arrives before the old data can be read, the old data will be lost. In mailbox mode, the μController and EtherCAT main access the buffer by shaking hands, ensuring that no data is lost.

9.2. Characteristics

- Port support: 2 internal phy port and 1 external MII.
- 8 Fieldbus Memory Management Units (FMMUs).
- 8KB PDRAM.
- Distributed clock 64-bit, support allows synchronization with other EtherCAT devices.
- 8 Syncmanager entities.
- DC synchronization less than 1us.

9.2.1. Block diagram

The function module of the ESC is shown in *[Figure 9-1. EtherCAT system block diagram](#page-165-0)***.**

9.2.2. EtherCAT SubDevice Controller Function Blocks

■ EtherCAT Interfaces

The EtherCAT interfaces or ports connect the ESC to other EtherCAT sub and the main. The MAC layer is integral part of the ESC. The physical layer may be Ethernet. For Ethernet ports, internal Ethernet PHYs connect to the MII ports of the ESC. Transmission speed for EtherCAT is fixed to 100 Mbit/s with Full Duplex communication. Link state and communication status are reported to the Monitoring device. GDSCN uses three ports, port 0/1/2.

■ EtherCAT Processing Unit

The EtherCAT Processing Unit (EPU) receives, analyses, and processes the EtherCAT data stream. It is logically located between port 0 and port 3. The main purpose of the EtherCAT Processing unit is to enable and coordinate access to the internal registers and the memory space of the ESC, which can be addressed both from the EtherCAT main and from the local application via the PDI. Data exchange between main and sub application is comparable to a dual-ported memory (process memory), enhanced by special functions e.g. for consistency checking (SyncManager) and data mapping (FMMU). The EtherCAT Processing Units contains the main function blocks of EtherCAT subs besides Auto-Forwarding, Loop-back function, and PDI.

Auto-Forwarder

The Auto-Forwarder receives the Ethernet frames, performs frame checking and forwards it to the Loop-back function. Time stamps of received frames are generated by the Auto-**Forwarder**

■ Loop-back function

The Loop-back function forwards Ethernet frames to the next logical port if there is either no link at a port, or if the port is not available, or if the loop is closed for that port. The Loop-back function of port 0 forwards the frames to the EtherCAT Processing Unit. The loop settings can be controlled by the EtherCAT main.

FMMU

Fieldbus Memory Management Units are used for bitwise mapping of logical addresses to physical addresses of the ESC.

SyncManager

SyncManagers are responsible for consistent data exchange and mailbox communication between EtherCAT main and subs. The communication direction can be configured for each SyncManager. Read or write transactions may generate events for the EtherCAT main and an attached μController respectively. The SyncManagers are responsible for the main difference between and ESC and a dual-ported memory, because they map addresses to different buffers and block accesses depending on the SyncManager state. This is also a fundamental reason for bandwidth restrictions of the PDI.

Monitoring

The Monitoring unit contains error counters and watchdogs. The watchdogs are used for observing communication and returning to a safe state in case of an error. Error counters are used for error detection and analysis.

PHY Management

The PHY Management unit communicates with Ethernet PHYs via the MII management interface. This is either used by the main or by the sub. The MII management interface is used by the ESC itself for optionally restarting auto negotiation after receive errors with the enhanced link detection mechanism, and for the optional MI link detection and configuration feature.

■ Distributed Clock

Distributed Clocks (DC) allow for precisely synchronized generation of output signals and input sampling, as well as time stamp generation of events. The synchronization may span the entire EtherCAT network.

■ EEPROM

One non-volatile memory is needed for EtherCAT SubDevice Information (ESI) storage, typically an I²C EEPROM.

■ Status / LEDs

The Status block provides ESC and application status information. It controls external LEDs like the application RUN LED/ERR LED and port Link/Activity LEDs.

9.3. Function overview

9.3.1. Process Data Interface (PDI)

The Process Data Interface (PDI) realizes the connection between sub application and ESC. Several types of PDIs are defined serial and parallel μController interfaces and Digital I/O interfaces. Due to the high dependency between EtherCAT and PDI accesses to memory, registers, and especially SyncManagers, the internal PDI interface can achieve a maximum throughput of approx 12.5 Mbyte/s.

Table 9-1. PDIs for EtherCAT

PDI Selection and Configuration

Typically, the PDI selection and configuration is part of the ESC Configuration Area of the SII EEPROM. The ESC has the PDI selected and configured at power-on time. In this case, the ESC Configuration Area should reflect the actual settings, although it is not evaluated by the ESC itself. The PDI is active after reset is released, which enables EEPROM emulation by a μController. Take care of Digital Output signals and DC SyncSignals while the EEPROM is not loaded to achieve proper output behavior.

PDI register function acknowledge by write

Some ESC functions are triggered by writing or reading individual byte addresses, SyncManager buffer change or AL event request acknowledge. With an increasing data bus width of the μControllers, this can lead to restrictions or even problems.

Since most μControllers are using byte enable signals for write accesses, there is no restriction for functions which are triggered by writes. But many μControllers are not using the byte enable signals for read accesses, they expect to get a whole data bus width of read data. Reading individual bytes is not possible. This can lead to problems especially by accidentally reading byte addresses which trigger certain ESC functions. Consider a SyncManager buffer area from 0x1000-0x1005. A 32 bit μController application might read the buffer byte-wise. The first access to 0x1000 would open the buffer, and it would also read 0x1001-0x1003. The second access would read 0x1001, and also 0x1000/0x1002-0x1003. The problem occurs

when address 0x1004 is to be read, because this would also read 0x1005. The data of 0x1005 is discarded, but the buffer is closed. When the μ C reads 0x1005, it will always get $0 -$ the data seems to be corrupted. A similar issue occurs for DC SyncSignal acknowledging (registers 0x098E and 0x098F). A 32 bit μController would always acknowledge SYNC0 and SYNC1 at the same time, it is not possible to acknowledge them separately.

This problem can be overcome by enabling PDI register function acknowledge by write. In this mode, all functions which are originally triggered by read access are now triggered by corresponding write accesses – which use byte enables and thus can be restricted to certain bytes.

This feature is enabled by IP Core configuration. The current status has to be checked by the μController application in PDI information register 0x014E[0], before using this function.

This feature affects reading of SyncManager buffers and reading of certain registers from PDI side. There is no change to the EtherCAT main side at all. Refer to *[SyncManager](#page-170-0)* for SyncManager behavior. The following registers are affected by the PDI register function acknowledge by write feature:

Address	name	Trigger function
any	SyncManager buffer end	Read SyncManager buffer, then
	address	write to buffer end address to
		acknowledge buffer reading.
0x0120:0x0121	AL Control	Read 0x0120:0x0121 after AL
		Control changes, then write to
		0x0120 to acknowledge reading.
0x0440	Watchdog Status Process	Read 0x0440, then write to 0x0440
	Data	to clear AL event request
		0x0220[6]
0x0806+X*16	SyncManager Activate	Read 0x0806+X*16, then write to
		0x0806 (SyncManager 0) only to
		clear AL event request 0x0220[4]
		for all SyncManagers
0x098E	SYNCO Status	Read 0x098E, then write to 0x098E
		to acknowledge DC Sync0 Status
		0x098E[0]
0x098F	SYNC1 Status	Read 0x098E, then write to 0x098E
		to acknowledge DC Sync1 Status
		0x098F[0]
0x09B0:0x09B7	Latch0 Time Positive Edge	Read 0x09B0:0x09B7, then write to
		0x09B0 to clear DC Latch0 Status
		0x09AE[0]
0x09B8:0x09BF	Latch0 Time Negative Edge	Read 0x09B8:0x09BF, then write
		to 0x09B8 to clear DC Latch0

Table 9-2. Registers affected by PDI register function acknowledge by write

9.3.2. FMMU

Fieldbus Memory Management Units (FMMU) convert logical addresses into physical addresses by the means of internal address mapping. Thus, FMMUs allow to use logical addressing for data segments that span several sub devices: one datagram addresses data within several arbitrarily distributed EtherCAT. Each FMMU channel maps one continuous logical address space to one continuous physical address space of the sub. The access type supported by an FMMU is configurable to be either read, write, or read/write.

Restrictions on FMMU Settings

The FMMUs of ESCs are subject to restrictions. The logical address ranges of two FMMUs of the same direction (read or write) in one ESC must be separated by at least 3 logical bytes not configured by any FMMU of the same type, if one of the FMMUs or both use bit-wise mapping (logical start bit $\neq 0$, logical stop bit $\neq 7$, or physical start bit $\neq 0$).

- Additional FMMU Characteristics
	- Each logical address byte can at most be mapped either by one FMMU(read) plus one FMMU(write), or by one FMMU(read/write). If two or more FMMUs (with the same direction – read or write) are configured for the same logical byte, the FMMU with the lower number (lower configuration address space) is used, the other ones are ignored.
	- ‐ One or more FMMUs may point to the same physical memory, all of them are used. Collisions cannot occur.
	- It is the same to use one read/write FMMU or two FMMUs one read, the other one write – for the same logical address.
	- ‐ A read/write FMMU cannot be used together with SyncManagers, since independent read and write SyncManagers cannot be configured to use the same (or overlapping) physical address range.
	- ‐ Bit-wise reading is supported at any address. Bits which are not mapped to logical addresses are not changed in the EtherCAT datagram. E.g., this allows for mapping bits from several ESCs into the same logical byte.
	- ‐ A frame/datagram addressing a logical address space which is not configured in the ESC will not change data in the ESC, and no data from the ESC is placed in the frame/datagram.

9.3.3. SyncManager

The memory of an ESC can be used for exchanging data between the EtherCAT main and a local application (on a μController attached to the PDI) without any restrictions. Using the memory for communication like this has some drawbacks which are addressed by the SyncManagers inside the ESCs:

- Data consistency is not guaranteed. Semaphores have to be implemented in software for exchanging data in a coordinated way.
- Data security is not guaranteed. Security mechanisms have to be implemented in software.
- Both EtherCAT main and application have to poll the memory in order to find out when the access of the other side has finished.

SyncManagers enable consistent and secure data exchange between the EtherCAT main and the local application, and they generate interrupts to inform both sides of changes.

SyncManagers are configured by the EtherCAT main. The communication direction is configurable, as well as the communication mode (Buffered Mode and Mailbox Mode). SyncManagers use a buffer located in the memory area for exchanging data. Access to this buffer is controlled by the hardware of the SyncManagers.

A buffer has to be accessed beginning with the start address, otherwise the access is denied. After accessing the start address, the whole buffer can be accessed, even the start address again, either as a whole or in several strokes. A buffer access finishes by accessing the end address, the buffer state changes afterwards and an interrupt or a watchdog trigger pulse is generated (if configured). The end address cannot be accessed twice inside a frame.

Two communication modes are supported by SyncManagers:

- **Buffered Mode**
	- The buffered mode allows both sides, EtherCAT main and local application, to access the communication buffer at any time. The consumer always gets the latest consistent buffer which was written by the producer, and the producer can always update the content of the buffer. If the buffer is written faster than it is read out, old data will be dropped.
	- The buffered mode is typically used for cyclic process data.
- Mailbox Mode
	- The mailbox mode implements a handshake mechanism for data exchange, so that no data will be lost. Each side, EtherCAT main or local application, will get access to the buffer only after the other side has finished its access. At first, the producer writes to the buffer. Then, the buffer is locked for writing until the consumer has read it out. Afterwards, the producer has write access again, while the buffer is locked for the consumer.
	- The mailbox mode is typically used for application layer protocols.

The SyncManagers accept buffer changes caused by the main only if the FCS of the frame is correct, thus, buffer changes take effect shortly after the end of the frame.

The configuration registers for SyncManagers are located beginning at register address 0x0800.

9.3.4. Distributed Clocks

The Distributed Clocks (DC) unit of EtherCAT SubDevice controllers supports the following features:

- Clock synchronization between the subs (and the main)
- Generation of synchronous output signals (SyncSignals)
- Precise time stamping of input events (LatchSignals)
- Generation of synchronous interrupts
- Synchronous Digital Output updates
- Synchronous Digital Input sampling

The device supports 64-bit distributed clocks as detailed in the following sub-sections.

The EtherCAT provides two input pins (SYNC and LATCH) which are used for time stamping of external events. Both rising edge and falling edge time stamps are recorded. These pins are shared with the SYNC0 and LATCH0 output pins, respectively, which are used to indicate the occurrence of time events. The functions of the SYNC/ SYNC0 and LATCH /LATCH0 pins are determined by the SYNC0/LATCH0 Configuration and SYNC/LATCH Configuration bits of the Sync/Latch PDI Configuration Register, respectively.

When set for SYNC0/LATCH0 functionality, the output type (Push-Pull vs. Open Drain/Source) and output polarity are determined by the SYNC0 Output Driver/Polarity and LATCH0 Output Driver/Polarity bits of the Sync/Latch PDI Configuration Register.

9.3.5. EtherCAT State Machine

The EtherCAT State machine (ESM) is responsible for the coordination of main and sub

applications at start up and during operation. State changes are typically initiated by requests of the main. They are acknowledged by the local application after the associated operations have been executed. Unsolicited state changes of the local application are also possible.

There are four states an EtherCAT SubDevice shall support, plus one optional state:

- Init (state after Reset)
- Pre-Operational
- Safe-Operational

- Operational
- Bootstrap (optional)

The states and the allowed state changes are shown in *[Figure 9-2. EtherCAT State Machine](#page-172-0)*:

Figure 9-2. EtherCAT State Machine

NOTE: Not all state changes are possible, the transition from 'Init' to 'Operational' requires the following sequence: Init -> Pre-Operational -> Save-Operational -> Operational.

Each state defines required services. Before a state change is confirmed by the sub all services required for the requested state have to be provided or stopped respectively.

9.3.6. EEPROM

EtherCAT SubDevice controllers use a mandatory RAM (typically a serial EEPROM with I²C interface) to store EtherCAT SubDevice Information (ESI). EEPROM sizes from 1 Kbit up to 4 Mbit are supported, depending on the ESC.

The EEPROM structure is shown in *[Figure 9-3. EEPROM Layout](#page-173-0)* , the ESI uses word addressing.

At least the information stored in the address range from word 0 to 63 (0x00 to 0x3F) is mandatory, as well as the general category (absolute minimum EEPROM size is 2Kbit, complex devices with many categories should be equipped with 32 Kbit EEPROMs or larger). The ESC Configuration area is used by the ESC for configuration. All other parts are used by the main or the local application.

9.3.7. RESET

The EtherCAT module provides two registers, *ESC Reset register [\(ESC_RESET_ECAT\)](#page-182-0)* and **[ESC Reset PDI register](#page-183-0) (ESC_RESET_PDI)**, which can be accessed by the EtherCAT main station and sub station respectively To trigger a reset request.

9.3.8. Interrupts

EtherCAT support two types of interrupts: AL Event Requests targeted at a μController, and EtherCAT event requests targeted at the EtherCAT main. Additionally, the Distributed Clocks SyncSignals can be used as interrupts for a μController as well.

AL Event Request (PDI Interrupt)

AL Event Requests can be signaled to a μController using the PDI Interrupt Request signal (IRQ/SPI_IRQ, etc.). for IRQ generation, the AL Event Request register (0x0220:0x0223) is combined with the AL Event Mask register (0x0204:0x0207) using a logical AND operation, then all resulting bits are combined (logical OR) into one interrupt signal. The output driver

characteristics of the IRQ signal are configurable using the SYNC/LATCH PDI configuration register (0x0151). The AL Event Mask register allows for selecting the interrupts which are relevant for the μController and handled by the application.

Figure 9-4. PDI Interrupt Masking and interrupt signals

The DC SyncSignals can be used for interrupt generation in two ways:

- The DC SYNC signals are mapped into the AL Event Request Register (configured with SYNC/LATCH PDI Configuration register 0x0151.3/7). In this case, all interrupts from the ESC to the μController are combined into one IRQ signal, and the Distributed Clocks LATCH0/1 inputs can still be used. The IRQ signal has a jitter of ~40 ns.
- The DC SyncSignals are directly connected to μController interrupt inputs. The μController can react on DC SyncSignal interrupts faster (without reading AL Request register), but it needs more interrupt inputs. The jitter of the SyncSignals is ~12 ns. The DC Latch functions are only available for one Latch input or not at all (if both DC SYNC outputs are used).

ECAT Event Request (ECAT Interrupt)

ECAT event requests are used to inform the EtherCAT main of sub events. ECAT events make use of the IRQ field inside EtherCAT datagrams. The ECAT Event Request register (0x0210:0x0211) is combined with the ECAT Event Mask register (0x0200:0x0201) using a logical AND operation. The resulting interrupt bits are combined with the incoming ECAT IRQ field using a logical OR operation, and written into the outgoing ECAT IRQ field. The ECAT Event Mask register allows for selecting the interrupts which are relevant for the EtherCAT main and handled by the main application.

NOTE: The main cannot distinguish which sub (or even more than one) was the origin of an interrupt.

Clearing Interrupts Accidentally

Event request registers and register actions which clear interrupts are intended to be accessed independently, i.e., with separate EtherCAT frames or separate PDI accesses. Otherwise it may happen that interrupts and/or data are missed.

9.3.9. LED

EtherCAT SubDevice controllers support LED(RUNLED) regarding link state and AL status. The LED output of an ESC is controlled by the AL status register (0x0130) and supports the following states, which are automatically translated into blink codes.

The EtherCAT Core configuration provides for direct control of the RUN LED via the RUN LED Override Register.

9.4. ESC Register definition

9.4.1. ESC Type register (ESC_TYPE)

Address Offset: 0x0000 Reset value: 0xBC

This register can be accessed by byte(8-bit).

9.4.2. ESC Revision register (ESC_REVISION)

Address Offset: 0x0001 Reset value: 0x0000

This register can be accessed by byte(8-bit).

9.4.3. ESC Build register (ESC_BUILD)

Address Offset: 0x0002 Reset value: 0x0000

This register can be accessed by half-word(16-bit).

9.4.4. ESC FMMU Numbers register (ESC_FMMUS)

Address Offset: 0x0004 Reset value: 0x08

This register can be accessed by byte(8-bit).

r(PDI)

9.4.5. ESC SyncManagers Numbers register (ESC_SYNCMANAGERS)

Address Offset: 0x0005

Reset value: 0x08

This register can be accessed by byte(8-bit).

9.4.6. ESC RAM size register (ESC_RAMSIZE)

Address Offset: 0x0006 Reset value: 0x08

This register can be accessed by byte(8-bit).

9.4.7. ESC Port Descriptor register (ESC_PORT_DESCRIPTION)

Address Offset: 0x0007 Reset value: 0x3F

This register can be accessed by byte(8-bit).

9.4.8. ESC Features supporter register (ESC_FEATURES_SUPPORTED)

Address Offset: 0x0008 Reset value: 0x01CC

GigaDevice **GDSCN832xx User Manual**

0 FS0 FMMU Operation 0: Bit oriented 1: Byte oriented

9.4.9. ESC Configured station address register (ESC_STATION_ADDRESS)

Address Offset: 0x0010 Reset value: 0x0

9.4.10. ESC Configured station Alias register (ESC_STATION_ALIAS)

This register can be accessed by half-word(16-bit).

NOTE: EEPROM value is only transferred into this register at first EEPROM load after power-on or reset.

9.4.11. Write Enable register (WRITE_ENABLE)

Address Offset: 0x0020 Reset value: 0x0

9.4.12. ESC Write Protection register (ESC_WRITE_PROTECTION)

Address Offset: 0x0021 Reset value: 0x0

This register can be accessed by byte(8-bit).

Registers 0x0000:0x0F7F are write-protected, except for 0x0020 and 0x0030.

9.4.13. ESC Write Enable register (ESC_ WRITE_ENABLE)

Address Offset: 0x0030 Reset value: 0x0

9.4.14. ESC Write Protection register (ESC_WRITE_PROTECTION)

Address Offset: 0x0031 Reset value: 0x0

This register can be accessed by byte(8-bit).

9.4.15. ESC Reset register (ESC_RESET_ECAT)

Address Offset: 0x0040 Reset value: 0x0

This register can be accessed by byte(8-bit).

Write: 7 6 5 4 3 2 1 0 RESET_ECAT[7:0] rw(ECAT) r(PDI)

procedure.

9.4.16. ESC Reset PDI register (ESC_RESET_PDI)

Address Offset: 0x0041 Reset value: 0x0

9.4.17. ESC DL Control register (ESC_DL_CONTROL)

Address Offset: 0x0100 Reset value: 0x7C001

This register can be accessed by word(32-bit).

GigaDevice **GDSCN832xx User Manual**

9.4.18. ESC Physical read/write offset register (ESC_PHYSICAL_OFFSET)

Address Offset: 0x0108 Reset value: 0x0

This register can be accessed by half-word(16-bit).

9.4.19. ESC DL Status register (ESC_DL_STATUS)

Address Offset: 0x0110 Reset value: 0x0

This register can be accessed by half-word(16-bit).

15	14	13	12	11	10	9	8		6	5	4	3			0
DL STAT D												Reserved			DL STAT DL STAT DL STAT
US15	US14	US13	US12	US1	US10	US9	US8	US7	US6	US ₅	US4		US ₂	US1	US ₀
r(ECAT)	r(ECAT)	r(ECAT)	r(ECAT)	r(ECAT)	r(ECAT)	r(ECAT)	r(ECAT)	r(ECAT)	r(ECAT)	r(ECAT)	r(ECAT)		r(ECAT)	r(ECAT)	r(ECAT)
r(PDI)	r(PDI)	r(PDI)	r(PDI)	r(PDI)	r(PDI)	r(PDI)	r(PDI)	r(PDI)	r(PDI)	r(PDI)	r(PDI)		r(PDI)	r(PDI)	r(PDI)

GigaDevice **GDSCN832xx User Manual**

9.4.20. ESC AL Control register (ESC_AL_CONTROL)

Address Offset: 0x0120 Reset value: 0x1

This register can be accessed by half-word(16-bit).

enabled: Writing AL Control from PDI clears AL Event Request 0x0220[0]. Writing to this register from PDI is possible; write value is ignored (write 0).

NOTE: AL Control register behaves like a mailbox if Device Emulation is off (0x0141[0]=0): The PDI has to read/write* the AL Control register after ECAT has written it. Otherwise ECAT cannot write again to the AL Control register. After Reset, AL Control register can be written by ECAT. (Regarding mailbox functionality, both low and high byte of the AL Control register trigger read/write functions, e.g., reading 0x0121 is sufficient to make this register writable again) If Device Emulation is on, the AL Control register can always be written, its content is copied to the AL Status register.

9.4.21. ESC AL Status register (ESC_AL_STATUS)

Address Offset: 0x0130 Reset value: 0x1

This register can be accessed by half-word(16-bit).

NOTE: AL Status register is only writable from PDI if Device Emulation is off (0x0141[0]=0), otherwise AL Status register will reflect AL Control register values. Avoid reading AL Status register from PDI.

9.4.22. ESC AL Status Code register (ESC_AL_STATUS_CODE)

Address Offset: 0x0134 Reset value: 0x0

This register can be accessed by half-word(16-bit).

9.4.23. ESC RUN LED Override register (ESC_RUN_LED)

Address Offset: 0x0138 Reset value: 0x0

NOTE: Changes to AL Status register (0x0130) with valid values will disable RUN LED Override (0x0138[4]=0). The value read in this register always reflects current LED output.

9.4.24. ESC ERR LED Override register (ESC_ERR_LED)

Address Offset: 0x0139 Reset value: 0x0

This register can be accessed by byte(8-bit).

NOTE: New error conditions will disable ERR LED Override (0x0139[4]=0). The value read in this register always reflects current LED output.

9.4.25. ESC PDI Control register (ESC_PDI_CONTROL)

Address Offset: 0x0140

Reset value: depends on configuration

GigaDevice **GDSCN832xx** User Manual

0x04: Digital I/O

0x80: PDI Select SPI or EXMC, When the pad of MCU_PDI_TYPE is 1, select EXMC; When the pad of MCU_PDI_TYPE is 0, select SPI. Others: Reserved

9.4.26. ESC Configuration register (ESC_CONFIG)

Address Offset: 0x0141 Reset value: depends on configuration

9.4.28. ESC PDI configuration register (ESC_PDI_CONFIG)

Address Offset: 0x0150 Reset value: depends on configuration

This register can be accessed by byte(8-bit).

NOTE: all the bit can be configured via EEPROM.

9.4.29. ESC Sync/Latch configuration register (ESC_SL_CONFIG)

Address Offset: 0x0151

Reset value: depends on configuration

This register can be accessed by byte(8-bit).

9.4.30. ESC PDI extended configuration register (ESC_DEXT_CFG)

Address Offset: 0x0152

GigaDevice **GDSCN832xx User Manual**

Reset value: depends on configuration

This register can be accessed by half-word(16-bit).

9.4.31. ESC Event Mask register (ESC_EVENT_MASK)

This register can be accessed by half-word(16-bit).

9.4.32. ESC PDI AL Event register (ESC_PDI_AL_EVENT)

Address Offset: 0x0204

Reset value: 0x00FFFF0F

This register can be accessed by word(32-bit).

31:0 AL_EVENT_REQ[31:0] AL Event masking of the AL Event Request register Events for mapping to PDI IRQ signal: 0: Corresponding AL Event Request register bit is not mapped 1: Corresponding AL Event Request register bit is mapped

9.4.33. ESC Event Request register (ESC_EVENT_RQST)

Address Offset: 0x0210 Reset value: 0x0

This register can be accessed by half-word(16-bit).

9.4.34. ESC AL Event Request register (ESC_AL_EVENT_RQST)

Address Offset: 0x0220 Reset value: 0x0

This register can be accessed by word(32-bit).

GigaDevice **GDSCN832xx User Manual**

1: AL Control Register has been written(AL control event is only generated if PDI emulation is turned off (ESC Configuration 0 register 0x0141[0]=0)) (Bit is cleared by reading AL Control register 0x0120:0x0121 from PDI)

9.4.35. RX Error Port X register (RX_PORTX_ERROR) (X = 0,1,2,3)

Address Offset: 0x0300 + X * 2 Reset value: 0x0

This register can be accessed by half-word(16-bit).

NOTE: Error Counters 0x0300-0x030B are cleared if one of the implemented RX Error counters 0x0300-0x030B is written (preferably 0x0300). Write value is ignored (write 0). Errors are only counted if the loop of the port is open.

9.4.36. Forwarded RX Error Port X register (FRX_PORTX_ERROR) (X = 0,1,2,3)

Address Offset: 0x0308 + X Reset value: 0x0

This register can be accessed by byte(8-bit).

NOTE: Error Counters 0x0300-0x030B are cleared if one of the implemented RX Error counters 0x0300-0x030B is written (preferably 0x0300). Write value is ignored (write 0). Errors are only counted if the loop of the port is open.

9.4.37. ESC Processing Unit Error register (ESC_PU_ERROR)

Address Offset: 0x030C Reset value: 0x0

This register can be accessed by byte(8-bit).

NOTE: Error Counter 0x030C is cleared if error counter 0x030C is written. Write value is ignored (write 0).

9.4.38. ESC PDI Error Counter register (ESC_PDI_ERROR)

Address Offset: 0x030D Reset value: 0x0

This register can be accessed by byte(8-bit).

NOTE: Error Counter 0x030D and Error Code 0x030E:0x030F are cleared if error counter 0x030D is written. Write value is ignored (write 0).

9.4.39. ESC PORT X Lost Link register (ESC_PORTX_LOST_LINK) (X = 0,1,2,3)

Address Offset: 0x0310 + X Reset value: 0x0

This register can be accessed by byte(8-bit).

7 6 5 4 3 2 1 0 LOST_LINK[7:0]

rwc(ECAT) r(PDI)

NOTE: Watchdog is disabled if Watchdog time is set to 0x0000. Watchdog starts counting again with every PDI access.

9.4.42. ESC Watchdog Time Process Data register (ESC_WTG_TPD)

Address Offset: 0x0420 Reset value: 0x03E8

This register can be accessed by half-word(16-bit).

9.4.43. ESC Watchdog Status Process Data register (ESC_WTG_STATUS)

Address Offset: 0x0440 Reset value: 0x0

This register can be accessed by half-word(16-bit).

9.4.44. ESC Watchdog Counter Process Data register (ESC_WTG_CTR)

Address Offset: 0x0442 Reset value: 0x0

This register can be accessed by byte(8-bit).

9.4.45. ESC Watchdog Counter PDI register (ESC_WTG_CTR_PDI)

Address Offset: 0x0443 Reset value: 0x0

This register can be accessed by byte(8-bit).

NOTE: Watchdog Counters 0x0442-0x0443 are cleared if one of the Watchdog Counters 0x0442-0x0443 is written. Write value is ignored (write 0).

9.4.46. ESC EEPOM Configuration register (ESC_EEPROM_CONFIG)

Address Offset: 0x0500 Reset value: 0x0

0: Do not change Bit 0x0501[0] 1: Reset Bit 0x0501[0] to 0 0 EEPROM CTL EEPROM control is offered to PDI: 0: no

1: yes (PDI has EEPROM control)

9.4.47. ESC EEPOM PDI Access register (ESC_EEPROM_ACCESS)

Address Offset: 0x0501 Reset value: 0x0

This register can be accessed by byte(8-bit).

NOTE: write access is only possible if (0x0500[0]=1 or 0x0501[0]=1) and 0x0500[1]=0.

9.4.48. ESC EEPOM Contorl/Status register (ESC_EEPROM_CONTROL)

Address Offset: 0x0502

Reset value: depends on configuration

This register can be accessed by half-word(16-bit).

1: EEPROM Interface is busy

9.4.49. ESC EEPROM Address register (ESC_EEPROM_ADDR)

This register can be accessed by word(32-bit).

NOTE: write access depends upon the assignment of the EEPROM interface (ECAT/PDI). Write access is blocked if EEPROM interface is busy (0x0502[15]=1).

9.4.50. ESC EEPROM Data register (ESC_EEPROM_DATA)

Address Offset: 0x0508 Reset value: 0x0

This register can be accessed by word(32-bit).

rw(PDI)

9.4.51. ESC MII Management Control / Status register (ESC_MII_CTL)

Address Offset: 0x0510 Reset value: 0x0

This register can be accessed by half-word(16-bit).

9.4.52. ESC PHY Address register (ESC_PHY_ADDR)

Address Offset: 0x0512 Reset value: 0x0

This register can be accessed by byte(8-bit).

NOTE: write access depends on assignment of MI (ECAT/PDI). Write access is blocked if Management interface is busy (0x0510[15]=1).

9.4.53. ESC PHY Register Address register (ESC_PHY_RADDR)

Address Offset: 0x0513 Reset value: 0x0

9.4.54. ESC PHY Data register (ESC_PHY_DATA)

Address Offset: 0x0514 Reset value: 0x0

This register can be accessed by half-word(16-bit).

rw(PDI)

9.4.55. MII Management ECAT Access State register (MII_ECAT_STATE)

Address Offset: 0x0516 Reset value: 0x0

This register can be accessed by byte(8-bit).

NOTE: write access is only possible if 0x0517[0]=0.

9.4.56. MII Management ECAT Access State register (MII_PDI_STATE)

Address Offset: 0x0517 Reset value: 0x0

rw(ECAT) r(ECAT) r(PDI) rw(PDI)

9.4.57. PHY Port X Status register (PHY_PORTX_STA) (X = 0,1,2,3)

Address Offset: 0x0518 + X Reset value: 0x0

9.4.58. Logical Start address FMMU X register (FMMUX_LOGIC_ADDR) (X =

0…**F)**

Address Offset: 0x0600 + X * 0x10 Reset value: 0x0

This register can be accessed by word(32-bit).

9.4.59. Length FMMU X register (FMMUX_LENGTH) (X = 0…**F)**

Address Offset: 0x0604 + X * 0x10 Reset value: 0x0

This register can be accessed by half-word(16-bit).

9.4.60. Start bit FMMU X in Logical address space register (FMMUX_STRA_BIT)

(X = 0…**F)**

Address Offset: 0x0606 + X * 0x10 Reset value: 0x0

This register can be accessed by byte(8-bit).

7 6 5 4 3 2 1 0 Reserved START_BIT[2:0] rw(ECAT) r(PDI)

9.4.61. Stop bit FMMU X in Logical address space register (FMMUX_STOP_BIT)

(X = 0…**F)**

Address Offset: 0x0607 + X * 0x10 Reset value: 0x0

This register can be accessed by byte(8-bit).

9.4.62. Physical Start address FMMU X register (FMMUX_ADRR) (X = 0…**F)**

START_ADDR[15:0]

rw(ECAT)

r(PDI)

9.4.63. Physical Start bit FMMU X register (FMMUX_PSBIT) (X = 0…**F)**

Address Offset: 0x060A + X * 0x10 Reset value: 0x0

This register can be accessed by byte(8-bit).

9.4.64. Type FMMU X register (FMMUX_TYPE) (X = 0…**F)**

Address Offset: 0x060B + X * 0x10 Reset value: 0x0

This register can be accessed by byte(8-bit).

r(PDI) r(PDI)

9.4.65. Active FMMU X register (FMMUX_ACTIVE) (X = 0…**F)**

Address Offset: 0x060C + X * 0x10 Reset value: 0x0

This register can be accessed by byte(8-bit).

9.4.66. Physical Start address SyncManager X register (SMX_ADRR) (X = 0…**F)**

Address Offset: 0x0800 + X * 8 Reset value: 0x0

This register can be accessed by half-word(16-bit).

r(PDI)

9.4.67. Length SyncManager X register (SMX_LENGTH) (X = 0…**F)**

r(PDI)

Bits Fields Descriptions 15:0 LENGTH_SM[15:0] Number of bytes assigned to SyncManager (shall be greater than 1, otherwise SyncManager is not activated. If set to 1, only Watchdog Trigger is generated if configured)

9.4.68. Control Register SyncManager X register (SMX_CTL) (X = 0…**F)**

Address Offset: 0x0804 + X * 8 Reset value: 0x0

9.4.69. Status Register SyncManager X register (SMX_STA) (X = 0…**F)**

Address Offset: 0x0805 + X * 8 Reset value: 0x30

This register can be accessed by byte(8-bit).

9.4.70. Activate SyncManager X register (SMX_ACTIVE) (X = 0…**F)**

Address Offset: 0x0806 + X * 8

Reset value: 0x0

This register can be accessed by byte(8-bit).

9.4.71. PDI Control SyncManager X register (SMX_PDICTL) (X = 0…**F)**

Address Offset: 0x0807 + X * 8 Reset value: 0x0

9.4.72. ESC Receive Time Port 0 register (ESC_RECVE_TIMEP0)

Address Offset: 0x0900 Reset value: Undefined

This register can be accessed by half-word(16-bit).

NOTE: The time stamps cannot be read in the same frame in which this register was written.

9.4.73. ESC Receive Time Port 1 register (ESC_RECVE_TIMEP1)

This register can be accessed by word(32-bit).

9.4.74. ESC Receive Time Port 2 register (ESC_RECVE_TIMEP2)

Address Offset: 0x0908

Reset value: Undefined

This register can be accessed by word(32-bit).

9.4.75. ESC System Time register (ESC_SYS_TIME)

Address Offset: 0x0910 Reset value: 0x0

This register can be accessed by word(32-bit).

NOTE: Write access to this register depends upon ESC configuration (System Time PDIcontrolled off=ECAT/ on=PDI; ECAT control is common).

9.4.76. ESC Receive Time ECAT Processing Unit register (ESC_RCVTIME)

Address Offset: 0x0918 Reset value: Undefined

This register can be accessed by word(32-bit).

Bits Fields Descriptions 63:0 RECVE_TIME[63:0] Local time at the beginning of a frame (start first bit of preamble) received at the ECAT Processing Unit containing a write access to register 0x0900 NOTE: if port 0 is open, this register reflects the Receive Time Port 0 as a 64 Bit value. Any valid EtherCAT write access to register 0x0900 triggers latching, not only BWR/FPWR commands as with register 0x0900.

9.4.77. ESC System Time Offset register (ESC_OFFSET_TIME)

Address Offset: 0x0920

r(ECAT)

r(ECAT)

r(ECAT)

GigaDevice **GIGSCONE** GDSCN832xx User Manual

r(PDI)

NOTE: Register bits [31:8] are internally latched (ECAT/PDI independently) when bits [7:0] are read, which guarantees reading a consistent value.

9.4.80. ESC Speed Counter Start register (ESC_COUNT_START)

Address Offset: 0x0930 Reset value: 0x1000

This register can be accessed by half-word(16-bit).

NOTE: Write access to this register depends upon ESC configuration (System Time PDIcontrolled off=ECAT / on=PDI; ECAT control is common).

9.4.81. ESC Speed Counter Diff register (ESC_COUNT_DIFF)

Address Offset: 0x0932 Reset value: 0x0000

This register can be accessed by half-word(16-bit).

3:0 FILTER_DAPTH[3:0] Filter depth for averaging the clock period deviation

NOTE: Write access to this register depends upon ESC configuration (System Time PDIcontrolled off=ECAT/ on=PDI; ECAT control is common).

9.4.84. ESC Cyclic Unit Control register (ESC_UNIT_CTL)

Address Offset: 0x0980 Reset value: 0x0

This register can be accessed by byte(8-bit).

9.4.85. ESC Register Activation register (ESC_REGISTER_ACTIVE)

Address Offset: 0x0981 Reset value: 0x0

This register can be accessed by byte(8-bit).

7 6 5 4 3 2 1 0

NOTE: Write to this register depends upon setting of 0x0980[0]

9.4.86. ESC Pulse Length of SyncSignals register (ESC_PLEN_SM)

Address Offset: 0x0982

Reset value: depends on configuration

This register can be accessed by half-word(16-bit).

9.4.87. ESC Activation Status register (ESC_ACTIVE_STATUS)

Address Offset: 0x0984 Reset value: 0x0

9.4.88. ESC SYNC0 Status register (ESC_SYNC0_STATUS)

Address Offset: 0x098E Reset value: 0x0

This register can be accessed by byte(8-bit).

9.4.89. ESC SYNC1 Status register (ESC_SYNC1_STATUS)

Address Offset: 0x098F Reset value: 0x0

this register from PDI clears AL Event Request 0x0220[3]. Writing to this register from PDI is not possible.

PDI register function acknowledge by Write command is enabled: Writing this register from PDI clears AL Event Request 0x0220[3]. Writing to this register from PDI is possible; write value is ignored (write 0).

9.4.90. ESC Start Time Cyclic Operation register (ESC_START_TIME)

Address Offset: 0x0990 Reset value: 0x0

This register can be accessed by half-word(16-bit).

NOTE: Register bits [63:8] are internally latched (ECAT/PDI independently) when bits [7:0] are read, which guarantees reading a consistent value.

9.4.91. ESC Next SYNC1 Pulse register (ESC_NEXT_SYNC1)

Address Offset: 0x0998 Reset value: 0x0

This register can be accessed by word(32-bit).

9.4.92. ESC SYNC0 Cycle Time register (ESC_SYNC0_CYCLE)

Address Offset: 0x09A0

Reset value: 0x0

rw(PDI)

9.4.93. ESC SYNC1 Cycle Time register (ESC_SYNC1_CYCLE)

Address Offset: 0x09A4 Reset value: 0x0

This register can be accessed by word(32-bit).

9.4.94. ESC Latch0 Control register (ESC_LATCH0_CTL)

Address Offset: 0x09A8 Reset value: 0x0

rw(PDI) rw(PDI)

NOTE: Write access depends upon setting of 0x0980[4].

9.4.95. ESC Latch1 Control register (ESC_LATCH1_CTL)

Address Offset: 0x09A9 Reset value: 0x0

9.4.96. ESC Latch0 Status register (ESC_LATCH0_STATUS)

Address Offset: 0x09AE Reset value: 0x0

This register can be accessed by byte(8-bit).

9.4.97. ESC Latch1 Status register (ESC_LATCH1_STATUS)

Address Offset: 0x09AF Reset value: 0x0

9.4.98. ESC Latch0 Time Positive Edge (ESC_LATCH0_POSITIVE)

Address Offset: 0x09B0

Reset value: 0x0

This register can be accessed by word(32-bit).

NOTE: Register bits [63:8] are internally latched (ECAT/PDI independently) when bits [7:0] are read, which guarantees reading a consistent value. Reading this register from ECAT clears Latch0 Status 0x09AE[0] if 0x0980[4]=0. Writing to this register from ECAT is not possible.

9.4.99. ESC Latch0 Time Negative Edge (ESC_LATCH0_NEGATIVE)

Address Offset: 0x09B8 Reset value: 0x0

This register can be accessed by word(32-bit).

rw(PDI)

NOTE: Register bits [63:8] are internally latched (ECAT/PDI independently) when bits [7:0] are read, which guarantees reading a consistent value. Reading this register from ECAT clears Latch0 Status 0x09AE[1] if 0x0980[4]=0. Writing to this register from ECAT is not possible.

9.4.100. ESC Latch1 Time Positive Edge (ESC_LATCH1_POSITIVE)

Address Offset: 0x09C0 Reset value: 0x0

This register can be accessed by word(32-bit).

NOTE: Register bits [63:8] are internally latched (ECAT/PDI independently) when bits [7:0] are read, which guarantees reading a consistent value. Reading this register from ECAT clears Latch0 Status 0x09AF[0] if 0x0980[5]=0. Writing to this register from ECAT is not possible.

9.4.101. ESC Latch1 Time Negative Edge (ESC_LATCH1_NEGATIVE)

Address Offset: 0x09C8 Reset value: 0x0

This register can be accessed by word(32-bit).

NOTE: Register bits [63:8] are internally latched (ECAT/PDI independently) when bits [7:0] are read, which guarantees reading a consistent value. Reading this register from ECAT clears Latch0 Status 0x09AF[1] if 0x0980[5]=0. Writing to this register from ECAT is not possible.

9.4.102. ESC Buffer Change Event Time register (ESC_EVENT_TIME)

Address Offset: 0x09F0 Reset value: 0x0

NOTE: Register bits [31:8] are internally latched (ECAT/PDI independently) when bits [7:0] are read, which guarantees reading a consistent value.

9.4.103. ESC PDI Buffer Start Event Time register (ESC_PDI_SEVENT_TIME)

Address Offset: 0x09F8 Reset value: 0x0

This register can be accessed by word(32-bit). 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 SEVENT_TIME[31:16]

Bits Fields Descriptions 31:0 PDI_SEVENT_TIME[Local time when at least one SyncManager asserts a PDI buffer start event 31:0]

> **NOTE:** Register bits [31:8] are internally latched (ECAT/PDI independently) when bits [7:0] are read, which guarantees reading a consistent value.

9.4.104. ESC PDI Buffer Change Event Time register (ESC_PDI_CEVENT_TIME)

Address Offset: 0x09FC Reset value: 0x0

This register can be accessed by word(32-bit).

240 **NOTE:** Register bits [31:8] are internally latched (ECAT/PDI independently) when bits [7:0]

are read, which guarantees reading a consistent value.

9.4.105. ESC Product ID register (ESC_PRODUCT_ID)

Address Offset: 0x0E00 Reset value: 0x0

This register can be accessed by word(32-bit).

r(PDI)

9.4.106. ESC Vendor ID register (ESC_VENDOR_ID)

Address Offset: 0x0E08 Reset value: 0x0

This register can be accessed by word(32-bit).

9.4.107. ESC Digital I/O Output Data register (ESC_DIG_DATA)

Address Offset: 0x0F00 Reset value: 0x0

This register can be accessed by word(32-bit).

rw(ECAT)

NOTE: Register size depends on PDI setting and/or device configuration. This register is bitwritable (using Logical addressing).

9.4.108. ESC General Purpose Outputs register (ESC_GP_OUTPUT)

Address Offset: 0x0F10 Reset value: 0x0

This register can be accessed by word(32-bit).

NOTE: Register size depends on PDI setting and/or device configuration

9.4.109. ESC General Purpose Inputs register (ESC_GP_INPUTS)

Address Offset: 0x0F18 Reset value: 0x0

This register can be accessed by word(32-bit).

NOTE: Register size depends on PDI setting and/or device configuration

9.4.110. ESC User RAM register (ESC_USER_RAM)

Address Offset: 0x0F80

This register can be accessed by word(32-bit).

9.4.111. ESC PDI Digital I/O Input Data register (ESC_PDI_DATA)

Address Offset: 0x1000 Reset value: undefined

NOTE: Process Data RAM is only accessible if EEPROM was correctly loaded (register $0x0110[0] = 1$).

Input Data size depends on PDI setting and/or device configuration. Digital I/O Input Data is written into the Process Data RAM at these addresses if a Digital I/O PDI with inputs is configured.

9.4.112. ESC Process Data RAM register (ESC_PDRAM)

Address Offset: 0x1000 Reset value: undefined

This register can be accessed by word(32-bit).

GigaDevice **GDSCN832xx User Manual**

 $0x0110[0] = 1$).

10. Revision history

Table 10-1. Revision history

Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2024 GigaDevice – All rights reserved