GigaDevice Semiconductor Inc.

Device Limitations of GD32C2x1

Errata Sheet

Revision 1.0

(Jun. 2025)



Table of Contents

Table	of Contents	2
List o	f Figures	3
List o	f Tables	4
1.	Introduction	5
1.1.	Revision identification	5
1.2.	Summary of device limitations	5
2.	Descriptions of device limitations	7
2.1. 2.1	PMU .1. When the chip is powered on, the PORRSTF flag probability cannot be set	7 7
2.2. 2.2	RCU 1. The clock monitor of the HXTAL is abnormal	7 7
2.3. 2.3	GPIO 1. PA12 port LOCK function is abnormal	7 7
2.4. 2.4	ADC	3 8
2.5. 2.5	I2S 1. The I2S MCK clock output function is abnormal	3 8
2.6. 2.6	I2C 5.1. When I2C works in 7/10 address slave mode, receiving an abnormal timing will cause the SD/ line to stuck) 4 9
3.	Revision history10	D



List of Figures

Figure 1-1. Device revision code of GD32C2x1	5
--	---



List of Tables

Table 1-1. Applicable products	5
Table 1-2. Device limitations	5
Table 3-1. Revision history1	0



1. Introduction

This document applies to GD32C2x1 product series, as shown in <u>Table 1-1. Applicable</u> <u>products</u>. It offers technical guidance for using GD32MCU and provides workaround to current device limitations.

Table 1-1. Applicable products

Туре	Part Numbers
MCU	GD32C221xx series
MCU	GD32C231xx series

1.1. Revision identification

The device revision can be identified according to the mark on the top of the package. The 1st code on Line 3 of the mark is the product revision code, as shown in *Figure 1-1. Device revision code of GD32C2x1*.

Figure 1-1. Device revision code of GD32C2x1



1.2. Summary of device limitations

The device limitations of GD32C2x1 are shown in <u>*Table 1-2. Device limitations*</u>, please refer to Section 2 for more details.

Modulo	Limitations	Workaround	
Module		Rev. Code B	
PMU	When the chip is powered on, the PORRSTF flag probability	Y	
	cannot be set		
RCU	The clock monitor of the HXTAL is abnormal	Y	
GPIO	PA12 port LOCK function is abnormal	Y	
	ADC data acquisition error occurs when the ADC clock is	V	
ADC	much slower than the PCLK clock	Ť	
I2S	The I2S MCK clock output function is abnormal	Y	

Table 1-2. Device limitations



Device Limitations of GD32C2x1

Module	Madula	Limitationa	Workaround
	Limitations	Rev. Code B	
	I2C	When I2C works in 7/10 address slave mode, receiving an abnormal timing will cause the SDA line to stuck	Υ

Note:

Y = Limitation present, workaround available

N = Limitation present, no workaround available

'--' = Limitation fixed



2. Descriptions of device limitations

2.1. PMU

2.1.1. When the chip is powered on, the PORRSTF flag probability cannot be

set

Description & impact

When the chip is powered on, the PORRSTF flag probability cannot be set, making it impossible to use the PORRSTF flag to detect whether a power-on reset has occurred.

Workarounds

During the application initialization phase, the code should first check whether a specified backup domain register (such as RTC_BKP0) contains a marked value (such as 0xA5). If it does not contain the marked value, it is considered that a power-on reset has occurred, and the software should then write the marked value to the backup domain register. Otherwise, it is considered that a power-on reset has not occurred. This method requires occupying one backup domain register.

2.2. RCU

2.2.1. The clock monitor of the HXTAL is abnormal

Description & impact

After the HXTAL clock monitor is enabled, when the HXTAL clock is lost, there is a probability that the NMI interrupt will not be generated. That is, the HXTAL clock monitor cannot reliably detect the loss of the HXTAL clock.

Workarounds

After enabling the HXTAL clock monitor function, the software polls the current clock source of the system to check whether a clock switch has occurred.

2.3. GPIO

2.3.1. PA12 port LOCK function is abnormal

Description & impact

When the PA12 port LOCK function is enabled, the CTL12 bit field in the GPIOA_CTL register



can still be configured, but the configuration result does not match expectations.

Workarounds

For the PA12 port, do not use the LOCK function. Or after enabling the LOCK function, ensure in software not to configure the CTL12 bit field in the GPIOA_CTL register.

2.4. ADC

2.4.1. ADC data acquisition error occurs when the ADC clock is much slower

than the PCLK clock

Description & impact

When the ADC clock is much slower than the PCLK clock, the ADC_RDATA register is read immediately after the EOC is set and a data acquisition error occurs.

Workarounds

When the delay between reading EOC flag and reading ADC_RDATA is no more than two ADC clocks, after the EOC flag is set, software need to delay two ADC clocks before reading the ADC_RDATA register.

2.5. I2S

2.5.1. The I2S MCK clock output function is abnormal

Description & impact

When the I2S master clock output function (MCKOEN = 1) is enabled, the MCK clock cannot be output properly, which makes it impossible to provide clock input to devices that require an additional master clock.

Workarounds

Emulating MCK clock outputs by using timers to generate PWM signals. For specific implementation details, refer to the <11_I2S_Audio_Player> example in "GD32C2x1_Demo_Suites\GD32C231C_EVAL_Demo_Suites".



2.6. I2C

2.6.1. When I2C works in 7/10 address slave mode, receiving an abnormal timing will cause the SDA line to stuck

Description & impact

When the I2C is operating as a slave device in 7-bit address mode and the I2C master simulates I2C communication via IO. If the master sends the following sequence, the I2C slave will enter an error state, causing it to malfunction and the SDA line to remain low:

Start + 10-bit Match Head Address + Start + 7-bit Address Read + Wait ACK + Start

When the I2C is operating as a slave device in 10-bit address mode and the I2C master simulates I2C communication via IO. If the master sends the following sequence, the I2C slave will enter an error state, causing it to malfunction and the SDA line to remain low:

Start + 10-bit Mismatch Head Address + Start or Start + 10-bit Match Head Address + Wait ACK + 10-bit Mismatch 8-bit Address + Start

Workarounds

Software periodically checks the status of the SDA line. If SDA is detected to be stuck low, reinitialize the I2C module.



3. Revision history

Table 3-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Jun.7 2025



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed by the Company (either expressly or impliedly) herein. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

To the maximum extent permitted by applicable law, the Company makes no representations or warranties of any kind, express or implied, with regard to the merchantability and the fitness for a particular purpose of the Product, nor does the Company assume any liability arising out of the application or use of any Product. Any information provided in this document is provided only for reference purposes. It is the sole responsibility of the user of this document to determine whether the Product is suitable and fit for its applications and products planned, and properly design, program, and test the functionality and safety of its applications and products planned using the Product. The Product is designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and the Product is not designed or intended for use in (i) safety critical applications such as weapons systems, nuclear facilities, atomic energy controller, combustion controller, aeronautic or aerospace applications, traffic signal instruments, pollution control or hazardous substance management; (ii) life-support systems, other medical equipment or systems (including life support equipment and surgical implants); (iii) automotive applications or environments, including but not limited to applications for active and passive safety of automobiles (regardless of front market or aftermarket), for example, EPS, braking, ADAS (camera/fusion), EMS, TCU, BMS, BSG, TPMS, Airbag, Suspension, DMS, ICMS, Domain, ESC, DCDC, e-clutch, advanced-lighting, etc.. Automobile herein means a vehicle propelled by a selfcontained motor, engine or the like, such as, without limitation, cars, trucks, motorcycles, electric cars, and other transportation devices; and/or (iv) other uses where the failure of the device or the Product can reasonably be expected to result in personal injury, death, or severe property or environmental damage (collectively "Unintended Uses"). Customers shall take any and all actions to ensure the Product meets the applicable laws and regulations. The Company is not liable for, in whole or in part, and customers shall hereby release the Company as well as its suppliers and/or distributors from, any claim, damage, or other liability arising from or related to all Unintended Uses of the Product. Customers shall indemnify and hold the Company, and its officers, employees, subsidiaries, affiliates as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Product.

Information in this document is provided solely in connection with the Product. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Product described herein at any time without notice. The Company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 GigaDevice Semiconductor Inc. – All rights reserved